Spur suppression in frequency synthesizer using switched capacitor array

In this paper we propose a PLL based frequency synthesizer architecture having low spur. Using an array of switched capacitors and a delay locked loop (DLL), a periodic charge distribution technique to suppress reference spur in the PLL has been adopted. The DLL provides the equispaced M instances at which the capacitor array distributes the charge. For the validation of the concept, an integer-N frequency synthesizer with four times repetition of ripples for 916 MHz output frequency and 2 MHz input reference frequency, has been designed in 180 nm CMOS technology. Cadence Spectre simulation shows output spur improvement, with respect to a conventional architecture, of about 59, 75 and 65 dB respectively at 2, 4, 6 MHz offset frequencies while the spur at 8 MHz offset remains unchanged.

[1]  William J. Kaiser,et al.  A 900-MHz 2.5-mA CMOS frequency synthesizer with an automatic SC tuning loop , 2001 .

[2]  Shen-Iuan Liu,et al.  A wide-range delay-locked loop with a fixed latency of one clock cycle , 2002, IEEE J. Solid State Circuits.

[3]  David J. Allstot,et al.  A Calibrated Phase/Frequency Detector for Reference Spur Reduction in Charge-Pump PLLs , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Shen-Iuan Liu,et al.  A spur-reduction technique for a 5-GHz frequency synthesizer , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Wei-Liang Lee,et al.  A Spur Suppression Technique for Phase-Locked Frequency Synthesizers , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[6]  Shen-Iuan Liu,et al.  Spur-Suppression Techniques for Frequency Synthesizers , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  S.L.J. Gierkink,et al.  Low-Spur, Low-Phase-Noise Clock Multiplier Based on a Combination of PLL and Recirculating DLL With Dual-Pulse Ring Oscillator and Self-Correcting Charge Pump , 2008, IEEE Journal of Solid-State Circuits.

[8]  Shen-Iuan Liu,et al.  A Digital Calibration Technique for Charge Pumps in Phase-Locked Systems , 2008, IEEE Journal of Solid-State Circuits.

[9]  De-Wen Liao,et al.  A spur-reduction frequency synthesizer for WIMAX applications , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[10]  Edgar Sanchez-Sinencio,et al.  A Spur-Frequency-Boosting PLL with a −74dBc reference-spur rejection in 90nm digital CMOS , 2011, 2011 IEEE Radio Frequency Integrated Circuits Symposium.

[11]  Nagendra Krishnapura,et al.  On Pulse Position Modulation and Its Application to PLLs for Spur Reduction , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Woo-Young Choi,et al.  A 10-Gb/s power and area efficient clock and data recovery circuit in 65-nm CMOS technology , 2012, 2012 International SoC Design Conference (ISOCC).

[13]  Jaehyouk Choi,et al.  A Spur Suppression Technique Using an Edge-Interpolator for a Charge-Pump PLL , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.