A monolithic 10-bit A/D using I/sup 2/L and LWT thin-film resistors

Describes the function, circuit details, and performance of a monolithic 10-bit A/D converter. The converter is a successive approximation type using linear compatible I/SUP 2/L for the SAR. The converter is completely self-contained, including both clock and voltage reference. Biasing is arranged to take advantage of naturally occurring interfaces in the circuitry, simplifying the overall circuit in comparison to discrete or hybrid approaches. The processing also includes on-chip thin-film resistors which are laser-wafer-trimmed (LWR) for overall accuracy and temperature stability. The finished circuits operate with no missing codes over the -55/spl deg/ to +125/spl deg/C temperature range.

[1]  P. Holloway,et al.  A high yield, second generation 10-bit monolithic DAC , 1976, 1976 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  R. Nordstrom.  High speed integrated A/D converter , 1976, 1976 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  A. Slob,et al.  Integrated injection logic: a new approach to LSI , 1972 .

[4]  N. C. de Troye,et al.  Invited: Integrated injection logic - A new approach to LSI , 1974 .

[5]  M. Shoji,et al.  A monolithic 8-bit D/A converter with a new scheme for error compensation , 1975, IEEE Journal of Solid-State Circuits.

[6]  D.A. Hodges,et al.  All-MOS charge-redistribution analog-to-digital conversion techniques. II , 1975, IEEE Journal of Solid-State Circuits.