A low latency and low power indirect topology for on-chip communication
暂无分享,去创建一个
Sheraz Anjum | Frank Sill Torres | Muhammad Sajid | Abdullah Gani | Sarzamin Khan | Usman Ali Gulzari | Hessam Sarjoughian
[1] M. Usman Akram,et al. Designing Area Optimized Application-Specific Network-On-Chip Architectures while Providing Hard QoS Guarantees , 2015, PloS one.
[2] Vu-Duc Ngo,et al. Analyzing the Performance of Mesh and Fat-Tree Topologies for Network on Chip Design , 2005, EUC.
[3] Liang Yang,et al. Performance analysis and comparison of 2 × 4 network on chip topology , 2012, Microprocess. Microsystems.
[4] William J. Dally,et al. Flattened Butterfly Topology for On-Chip Networks , 2007, 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007).
[5] Bevan M. Baas,et al. NoCTweak: a Highly Parameterizable Simulator for Early Exploration of Performance and Energy of Networks On-Chip , 2012 .
[6] Sheraz Anjum,et al. Efficient and scalable cross-by-pass-mesh topology for networks-on-chip , 2017, IET Comput. Digit. Tech..
[7] Sheraz Anjum,et al. A New Cross-By-Pass-Torus Architecture Based on CBP-Mesh and Torus Interconnection for On-Chip Communication , 2016, PloS one.
[8] Liu,et al. Delay Optimized Architecture for On-Chip Communication , 2009 .
[9] Sheraz Anjum,et al. Comparative analysis of network-on-chip simulation tools , 2018, IET Comput. Digit. Tech..
[10] T. Raju. William Sealy Gosset and William A. Silverman: Two “Students” of Science , 2005, Pediatrics.
[11] M. Islam,et al. Extended-butterfly fat tree interconnection (EFTI) architecture for network on chip , 2005, PACRIM. 2005 IEEE Pacific Rim Conference on Communications, Computers and signal Processing, 2005..
[12] Ahmed Abdel Fattah Hassan Morgan. Networks-on-chip: modeling, system-level abstraction, and application-specific architecture customization. , 2011 .
[13] Partha Pratim Pande,et al. Performance evaluation and design trade-offs for network-on-chip interconnect architectures , 2005, IEEE Transactions on Computers.
[14] Li-Shiuan Peh,et al. Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs , 2010, 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip.
[15] José Duato,et al. Logic-Based Distributed Routing for NoCs , 2008, IEEE Computer Architecture Letters.
[16] Byung-Seo Kim,et al. Bandwidth-Constrained Multi-Objective Segmented Brute-Force Algorithm for Efficient Mapping of Embedded Applications on NoC Architecture , 2018, IEEE Access.
[17] Huaxi Gu,et al. Square-Octagon interconnection architecture for Network-on-chips , 2014, 2014 IEEE International Conference on Signal Processing, Communications and Computing (ICSPCC).
[18] Onur Mutlu,et al. Express Cube Topologies for on-Chip Interconnects , 2009, 2009 IEEE 15th International Symposium on High Performance Computer Architecture.
[19] T.Z. Islam,et al. Gpnocsim - A General Purpose Simulator for Network-On-Chip , 2007, 2007 International Conference on Information and Communication Technology.
[20] Magdy A. El-Moursy,et al. Low-Power NoC Using Optimum Adaptation , 2015, Computational Intelligence in Digital and Network Designs and Applications.
[21] Ashish Sharma,et al. Application Mapping Onto Mesh-of-Tree Based Network-on-Chip Using Discrete Particle Swarm Optimization , 2012, 2012 International Symposium on Electronic System Design (ISED).
[22] Ajay Joshi,et al. Express Virtual Channels with Taps (EVC-T): A Flow Control Technique for Network-on-Chip (NoC) in Manycore Systems , 2011, 2011 IEEE 19th Annual Symposium on High Performance Interconnects.
[23] Chongshen Song,et al. A Scalable Network-on-Chip Microprocessor With 2.5D Integrated Memory and Accelerator , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.
[24] Sheraz Anjum,et al. Cross by Pass-Mesh Architecture for On-chip Communication , 2015, 2015 IEEE 9th International Symposium on Embedded Multicore/Many-core Systems-on-Chip.
[25] Santanu Chattopadhyay,et al. Extending Kernighan-Lin partitioning heuristic for application mapping onto Network-on-Chip , 2014, J. Syst. Archit..
[26] Ehsan Ullah Munir,et al. A Scalable and Minimized Butterfly Fat Tree (SMBFT) Switching Network for On-Chip Communication , 2012 .
[27] Mahfooz Alam,et al. Effective Load Balance Scheduling Schemes for Heterogeneous Distributed System , 2017 .
[28] Haytham Elmiligi,et al. Power optimization for application-specific networks-on-chips: A topology-based approach , 2009, Microprocess. Microsystems.
[29] Mukesh Singhal,et al. An efficient routing algorithm to preserve k\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$k$$\end{document}-coverage , 2013, The Journal of Supercomputing.
[30] Andrew B. Kahng,et al. ORION3.0: A Comprehensive NoC Router Estimation Tool , 2015, IEEE Embedded Systems Letters.