Methodology and Tools Developed for Validation of COTS-based Fault-Tolerant Spacecraft Supercomputers

Commercial off-the-shelf (COTS) electronic components are attractive for space applications. However, fault-tolerant architectures are required to cope with the Single Event Effect sensitivity of these components. CNES has developed a methodology, and the related validation tools, by injecting faults into these fault- tolerant architectures for validation purposes. The methodology is a hybrid one, combining deterministic and random fault injection phases. The main tools used are a boundary scan fault injector, made from an off-the-shelf JTAG tool, and software to analyse and process data obtained from the fault injection tests. This paper highlights the experience feedback relating to both the design and use of these tools, which were implemented to validate fault-tolerant architectures developed by CNES. Although this development has been done in the framework of the space domain, the methodology and tools are applicable for any fault-tolerant systems.

[1]  Raoul Velazco,et al.  Injecting bit flip faults by means of a purely software approach: a case studied , 2002, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings..

[2]  Hervé Lapuyade,et al.  An overview of the applications of a pulsed laser system for SEU testing , 2000, Proceedings 6th IEEE International On-Line Testing Workshop (Cat. No.PR00646).

[3]  Jacob A. Abraham,et al.  FERRARI: A Flexible Software-Based Fault and Error Injection System , 1995, IEEE Trans. Computers.

[4]  Raphael R. Some,et al.  Experimental evaluation of a COTS system for space applications , 2002, Proceedings International Conference on Dependable Systems and Networks.

[5]  Raoul Velazco,et al.  TILMICRO, a new SEU and latch-up tester for microprocessors: initial results on 32-bit floating point DSPs , 1995, Proceedings of the Third European Conference on Radiation and its Effects on Components and Systems.

[6]  Peter Folkesson,et al.  Assessment and Application of Scan-Chain Implemented Fault Injection , 2003 .

[7]  R. Velazco,et al.  Single-event-upset-like fault injection: a comprehensive framework , 2005, IEEE Transactions on Nuclear Science.

[8]  Michel Pignol.  DMT and DT2: two fault-tolerant architectures developed by CNES for COTS-based spacecraft supercomputers , 2006, 12th IEEE International On-Line Testing Symposium (IOLTS'06).

[9]  Johan Karlsson,et al.  Comparison of Physical and Software-Implemented Fault Injection Techniques , 2003, IEEE Trans. Computers.

[10]  Michel Pignol,et al.  How to cope with SEU/SET at system level? , 2005, 11th IEEE International On-Line Testing Symposium.

[11]  Yves Crouzet,et al.  MEFISTO-L: a VHDL-based fault injection tool for the experimental assessment of fault tolerance , 1998, Digest of Papers. Twenty-Eighth Annual International Symposium on Fault-Tolerant Computing (Cat. No.98CB36224).

[12]  Massimo Violante,et al.  An FPGA-Based Approach for Speeding-Up Fault Injection Campaigns on Safety-Critical Circuits , 2002, J. Electron. Test..

[13]  Andreas Steininger,et al.  Built-in fault injection in hardware - the FIDYCO example , 2004, Proceedings. DELTA 2004. Second IEEE International Workshop on Electronic Design, Test and Applications.