Layout Decomposition Co-Optimization for Hybrid E-Beam and Multiple Patterning Lithography
暂无分享,去创建一个
[1] Yinghai Lu,et al. Post-routing layer assignment for double patterning , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).
[2] S. Purushothaman,et al. Looking into the crystal ball: future device learning using hybrid e-beam and optical lithography (Keynote Paper) , 2005, SPIE Advanced Lithography.
[3] Giorgio Gambosi,et al. Complexity and approximation: combinatorial optimization problems and their approximability properties , 1999 .
[4] Yue Xu,et al. A matching based decomposer for double patterning lithography , 2010, ISPD '10.
[5] Cristina G. Fernandes,et al. A better approximation algorithm for finding planar subgraphs , 1996, SODA '96.
[6] Syed Rizvi,et al. Handbook of Photomask Manufacturing Technology , 2005 .
[7] Timo Poranen,et al. Two New Approximation Algorithms for the Maximum Planar Subgraph Problem , 2008, Acta Cybern..
[8] Yao-Wen Chang,et al. A Novel Layout Decomposition Algorithm for Triple Patterning Lithography , 2014, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] David Z. Pan,et al. Layout decomposition for quadruple patterning lithography and beyond , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).
[10] Jens M. Schmidt. A simple test on 2-vertex- and 2-edge-connectivity , 2012, Inf. Process. Lett..
[11] David Z. Pan,et al. Self-aligned double patterning layout decomposition with complementary e-beam lithography , 2014, 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC).
[12] Kun Yuan,et al. E-Beam Lithography Stencil Planning and Optimization With Overlapped Characters , 2012, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[13] Zigang Xiao,et al. Hybrid lithography for triple patterning decomposition and E-beam lithography , 2014, Advanced Lithography.
[14] Hai Zhou,et al. Layout decomposition with pairwise coloring for multiple patterning lithography , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[15] Evangeline F. Y. Young,et al. An efficient layout decomposition approach for Triple Patterning Lithography , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).
[16] David P. Williamson,et al. Primal-Dual Approximation Algorithms for Feedback Problems in Planar Graphs , 1996, Comb..
[17] Wai-Shing Luk,et al. Fast and lossless graph division method for layout decomposition using SPQR-tree , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[18] N. William Parker,et al. High-throughput NGL electron-beam direct-write lithography system , 2000, Advanced Lithography.
[19] Yuelin Du,et al. Hybrid lithography optimization with E-Beam and immersion processes for 16nm 1D gridded design , 2012, 17th Asia and South Pacific Design Automation Conference.
[20] Yao-Wen Chang,et al. Native-Conflict and Stitch-Aware Wire Perturbation for Double Patterning Technology , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[21] Hai Zhou,et al. Layout decomposition co-optimization for hybrid e-beam and multiple patterning lithography , 2015, The 20th Asia and South Pacific Design Automation Conference.
[22] Kenneth Steiglitz,et al. Combinatorial Optimization: Algorithms and Complexity , 1981 .
[23] Chris C. N. Chu,et al. Throughput optimization for SADP and e-beam based manufacturing of 1D layout , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).
[24] Minsik Cho,et al. Optimal layout decomposition for double patterning technology , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[25] F. Hadlock,et al. Finding a Maximum Cut of a Planar Graph in Polynomial Time , 1975, SIAM J. Comput..
[26] Kun Yuan,et al. Double Patterning Layout Decomposition for Simultaneous Conflict and Stitch Minimization , 2010, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[27] Hyeong-Ah Choi,et al. Graph Bipartization and via Minimization , 1989, SIAM J. Discret. Math..
[28] Andrew B. Kahng,et al. Layout Decomposition Approaches for Double Patterning Lithography , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.