Adaptive data interleaving using a microprocessor controlled reconfigurable gate array
暂无分享,去创建一个
Abstract A reconfigurable gate array allows different circuits to be implemented on a single device. When combined with a microprocessor, used as part of a high density data storage channel, it is possible to implement the time-critical sections of the storage algorithm in dedicated circuits. The storage algorithm can be changed as required by recording channel characteristics, by reconfiguring the gate array to implement different dedicated circuits. Interleaving circuits that increase the burst error correcting capability of recording codes have been implemented on a reconfigurable gate array to provide an adaptive hardware device suitable for use with a microprocessor.
[1] Jr. G. Forney,et al. Burst-Correcting Codes for the Classic Bursty Channel , 1971 .
[2] J. Watkinson. The art of digital audio , 1988 .
[3] Allen H. Levesque,et al. Error-control techniques for digital communication , 1985 .
[4] Shu Lin,et al. Error control coding : fundamentals and applications , 1983 .