论文信息 - MOS Capacitor Deep Trench Isolation for CMOS image sensors

MOS Capacitor Deep Trench Isolation for CMOS image sensors

This paper proposes the integration of MOS Capacitor Deep Trench Isolation (CDTI) as a solution to boost image sensors' pixels performances. We have investigated CDTI and compared it to oxide-filled Deep Trench Isolation (DTI) configurations, on silicon samples, with a fabrication based on TCAD simulations. The experiment measurements evaluated on CDTI without Sidewall Implantation (SWI) exhibit very low dark current (~1aA at 60°C for a 1.4μm pixel), high full-well capacity (~12000e-), and it shows quantum efficiency improvement compared to DTI configuration. Pixels with optimized CDTI gate oxide thickness have demonstrated comparable angular response to oxide-filled DTI counterparts.

[1] Hiroshige Goto,et al. 7.1 A 1/4-inch 8Mpixel CMOS image sensor with 3D backside-illuminated 1.12μm pixel with front-side deep-trench isolation and vertical transfer gate , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[2] Joeri De Vos,et al. Backside illuminated hybrid FPA achieving low cross-talk combined with high QE , 2011 .

[3] Tae-Chan Kim,et al. Advanced image sensor technology for pixel scaling down toward 1.0µm (Invited) , 2008, 2008 IEEE International Electron Devices Meeting.

[4] Y. Kohyama,et al. Suppression of crosstalk by using backside deep trench isolation for 1.12μm backside illuminated CMOS image sensor , 2012, 2012 International Electron Devices Meeting.

[5] S. S. Park,et al. The analysis of dark signals in the CMOS APS imagers from the characterization of test structures , 2004 .