Floating-point behavioral synthesis
暂无分享,去创建一个
[1] Andrew D. Brown,et al. Optimisation efficiency in behavioural synthesis , 1994 .
[2] Yamin Li,et al. Implementation of single precision floating point square root on FPGAs , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).
[3] R. J. Chance. The effect of processor architecture on an efficient floating point table look-up algorithm , 1991 .
[4] A. D. Brown,et al. Source level optimisation of VHDL for behavioural synthesis , 1997 .
[5] A. D. Brown,et al. HDL-specific source level behavioural optimisation , 1997 .
[6] Richard H. Bartels,et al. An approach for floating-point error analysis using computer algebra , 1992, ISSAC '92.
[7] K. G. Nichols,et al. Multiple objective optimisation in a behavioural synthesis system , 1993 .
[8] Peter M. Athanas,et al. Quantitative analysis of floating point arithmetic on FPGA based custom computing machines , 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.
[9] Andrew D. Brown,et al. On-line testing of statically and dynamically scheduled synthesized systems , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[10] Andrew D. Brown,et al. Hierarchical module expansion in a VHDL behavioural synthesis system , 2001 .
[11] Jack E. Volder. The CORDIC Trigonometric Computing Technique , 1959, IRE Trans. Electron. Comput..
[12] Jean-Michel Muller,et al. Computing Functions cos^{-1} and sin^{-1} Using Cordic , 1993, IEEE Trans. Computers.