A New Scan Chain Reordering Method for Low Power Consumption based on Care Bit Density
暂无分享,去创建一个
[1] Nur A. Touba,et al. Low-Power Testing , 2008 .
[2] Anuj Grover,et al. LoCCo-Based Scan Chain Stitching for Low-Power DFT , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[3] Abdallatif S. Abu-Issa. Energy-Efficient Scheme for Multiple Scan-Chains BIST Using Weight-Based Segmentation , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.
[4] Nur A. Touba,et al. Static compaction techniques to control scan vector power dissipation , 2000, Proceedings 18th IEEE VLSI Test Symposium.
[5] Minesh B. Amin,et al. Efficient compression and application of deterministic patterns in a logic BIST architecture , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).