A New Scan Chain Reordering Method for Low Power Consumption based on Care Bit Density

Scan-based testing, though widely used in modern digital designs, causes more power consumption than in functional mode. This excessive power consumption can cause severe hazards such as circuit reliability and yield loss. To solve this problem, a new scan chain reordering method based on care bit density is proposed in this paper. This proposed method helps merging care bits toward the front end of scan chains. Thus, it can reduce scan cell switching activities during scan shift operation. Experimental results on ISCAS’89 benchmark circuits show that the proposed scan chain reordering method reduces test power consumption compared to the previous work.

[1]  Nur A. Touba,et al.  Low-Power Testing , 2008 .

[2]  Anuj Grover,et al.  LoCCo-Based Scan Chain Stitching for Low-Power DFT , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Abdallatif S. Abu-Issa Energy-Efficient Scheme for Multiple Scan-Chains BIST Using Weight-Based Segmentation , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Nur A. Touba,et al.  Static compaction techniques to control scan vector power dissipation , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[5]  Minesh B. Amin,et al.  Efficient compression and application of deterministic patterns in a logic BIST architecture , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).