Reliability Stressing Control Using Jacobian Feedback Kelvin Measurement on Intel Technologies

In the Intel reliability stress lab, various transistor testing methodologies are being developed to meet the evolving requirements of new Intel technologies. To better control for voltage drop in metal routing, MOSFETs structures used for reliability tests such as hot carrier injection (HCI) or bias temperature instability (BTI), have evolved from 4 terminals to 6 terminals to enable Kelvin-style testing. In this work, a software-based Kelvin Measurement using Jacobian feedback control theory is developed providing great flexibility on different test structures and optimize use of existing SMU channels. Details are presented for Jacobian Feedback Kelvin Measurements (JFKM) on voltage control, examples of types of test issues, and the measures to improve the convergence of the feedback loop. With a thorough study of JFKM, a high level of data accuracy has been maintained while tool flexibility and throughput have been maximized.

[1]  C. Auth,et al.  A 10nm high performance and low-power CMOS technology featuring 3rd generation FinFET transistors, Self-Aligned Quad Patterning, contact over active gate and cobalt local interconnects , 2017, 2017 IEEE International Electron Devices Meeting (IEDM).

[2]  S. Liu,et al.  Transistor reliability characterization and modeling of the 22FFL FinFET technology , 2018, 2018 IEEE International Reliability Physics Symposium (IRPS).

[3]  Cary Y. Yang,et al.  On-Chip Interconnect Conductor Materials for End-of-Roadmap Technology Nodes , 2018, IEEE Transactions on Nanotechnology.

[4]  S. Ramey,et al.  BTI recovery in 22nm tri-gate technology , 2014, 2014 IEEE International Reliability Physics Symposium.

[5]  S. Natarajan,et al.  A 65nm ultra low power logic platform technology using uni-axial strained silicon transistors , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[6]  G. Dewey,et al.  BTI reliability of 45 nm high-K + metal-gate process technology , 2008, 2008 IEEE International Reliability Physics Symposium.

[7]  M. Agostinelli,et al.  Transistor aging and reliability in 14nm tri-gate technology , 2015, 2015 IEEE International Reliability Physics Symposium.

[8]  S. Mudanai,et al.  Aging model challenges in deeply scaled tri-gate technologies , 2015, 2015 IEEE International Integrated Reliability Workshop (IIRW).

[9]  S. Decoster,et al.  Damascene Benchmark of Ru, Co and Cu in Scaled Dimensions , 2018, 2018 IEEE International Interconnect Technology Conference (IITC).