Neural recording front-end IC using action potential detection and analog buffer with digital delay for data compression

This paper presents a neural recording analog front-end IC intended for simultaneous neural recording with action potential (AP) detection for data compression in wireless multichannel neural implants. The proposed neural recording front-end IC detects the neural spikes and sends only the preserved AP information for wireless transmission in order to reduce the overall power consumption of the neural implant. The IC consists of a low-noise neural amplifier, an AP detection circuit and an analog buffer with digital delay. The neural amplifier makes use of a current-reuse technique to maximize the transconductance efficiency for attaining a good noise efficiency factor. The AP detection circuit uses an adaptive threshold voltage to generate an enable signal for the subsequent functional blocks. The analog buffer with digital delay is employed using a finite impulse response (FIR) filter which preserves the AP waveform before the enable signal as well as provides low-pass filtering. The neural recording front-end IC has been designed using standard CMOS 0.18-μm technology occupying a core area of 220 μm by 820 μm.

[1]  Lei Liu,et al.  100-Channel wireless neural recording system with 54-Mb/s data link and 40%-efficiency power link , 2012, 2012 IEEE Asian Solid State Circuits Conference (A-SSCC).

[2]  Minkyu Je,et al.  800 nW 43 nV/√Hz neural recording amplifier with enhanced noise efficiency factor , 2012 .

[3]  R.R. Harrison,et al.  A Low-Power Integrated Circuit for a Wireless 100-Electrode Neural Recording System , 2006, IEEE Journal of Solid-State Circuits.

[4]  Miguel A. L. Nicolelis,et al.  Brain–machine interfaces: past, present and future , 2006, Trends in Neurosciences.

[5]  R. Olsson,et al.  A three-dimensional neural recording microsystem with implantable data compression circuitry , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[6]  A. L. Lacaita,et al.  A multi-channel low-power IC for neural spike recording with data compression and narrowband 400-MHz MC-FSK wireless transmission , 2010, 2010 Proceedings of ESSCIRC.

[7]  J Gautrais,et al.  Rate coding versus temporal order coding: a theoretical approach. , 1998, Bio Systems.

[8]  M. Sawan,et al.  An Ultra Low-Power CMOS Automatic Action Potential Detector , 2009, IEEE Transactions on Neural Systems and Rehabilitation Engineering.

[9]  Reid R. Harrison,et al.  A low-power integrated circuit for adaptive detection of action potentials in noisy signals , 2003, Proceedings of the 25th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (IEEE Cat. No.03CH37439).

[10]  Mohamad Sawan,et al.  A Mixed-Signal Multichip Neural Recording Interface With Bandwidth Reduction , 2009, IEEE Transactions on Biomedical Circuits and Systems.

[11]  Jerald D. Kralik,et al.  Real-time prediction of hand trajectory by ensembles of cortical neurons in primates , 2000, Nature.

[12]  Moo Sung Chae,et al.  A 128-Channel 6mW Wireless Neural Recording IC with On-the-Fly Spike Sorting and UWB Tansmitter , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.