Fault Analysis of Interconnect Opens in 90nm CMOS ICs with Device Simulator
暂无分享,去创建一个
Masaki Hashizume | Hiroyuki Yotsuyanagi | Yuzo Takamatsu | Yoshinobu Higami | Yuichi Yamada | Toshiyuki Tsutsumi | Koji Yamazaki | Hiroshi Takahashi
[1] S.M. Reddy,et al. Interconnect Open Defect Diagnosis with Physical Information , 2006, 2006 15th Asian Test Symposium.
[2] Jong-Kun Lee,et al. EFFICIENT DEADLOCK DETECTION IN FMS BASED ON THE TRANSITIVE MATRIX OF RESOURCE SHARE PLACES , 2008 .
[3] Yasuyuki Nogami,et al. Fast Squaring in TypeI All One Polynomial Field , 2008 .
[4] Daniel Arumí,et al. Defective behaviours of resistive opens in interconnect lines , 2005, European Test Symposium (ETS'05).