Ultra-Low Power Analog Multiplier Based on Translinear Principle

In this paper, a wide dynamic range, current-mode four-quadrant analog multiplier circuit is proposed that utilizes MOS translinear principle. The proposed multiplier is designed in 65nm technology using CMOS transistors operating in weak inversion. A thorough analysis of the proposed design is performed using Spectre and monte-carlo simulations. The multiplier consumes a low power of 0.48µW and supports an input range of ±200nA while operating from 0.8V supply and exhibits an average total harmonic distortion (THD) 1.12%. Post layout simulation results show a high figure-of-merit (FoM) of 1302 verifying superiority of our design against other state-of-the-art multiplier circuits.

[1]  Roman Genov,et al.  Rail-to-Rail-Input Dual-Radio 64-Channel Closed-Loop Neurostimulator , 2017, IEEE Journal of Solid-State Circuits.

[2]  Mohammadhadi Danesh,et al.  High bandwidth four-quadrant analog multiplier , 2017, 2017 Iranian Conference on Electrical Engineering (ICEE).

[3]  Barrie Gilbert,et al.  A precise four-quadrant multiplier with subnanosecond response , 1968, IEEE Solid-State Circuits Newsletter.

[4]  Melanie Hartmann,et al.  Design Of Analog Cmos Integrated Circuits , 2016 .

[5]  Muhammad Taher Abuelma'atti,et al.  A Low Voltage and Low Power Current-Mode Analog Computational Circuit , 2013, Circuits Syst. Signal Process..

[6]  Hadi Sadoghi Yazdi,et al.  The Wheatstone bridge-based analog adaptive filter with application in echo cancellation , 2010 .

[7]  Arnulf Leuther,et al.  600 GHz resistive mixer S-MMICs with integrated multiplier-by-six in 35 nm mHEMT technology , 2016, 2016 11th European Microwave Integrated Circuits Conference (EuMIC).

[8]  Nikolay V. Kuznetsov,et al.  Analytical Method for Computation of Phase-Detector Characteristic , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Naveen Verma,et al.  Realizing Low-Energy Classification Systems by Implementing Matrix Multiplication Directly Within an ADC , 2015, IEEE Transactions on Biomedical Circuits and Systems.

[10]  Saeid Afrang,et al.  Implementing of neuro-fuzzy system with high-speed, low-power CMOS circuits in current-mode , 2010 .

[11]  Devrim Yilmaz Aksin,et al.  Single-ended input four-quadrant multiplier for analog neural networks , 2009, 2009 European Conference on Circuit Theory and Design.

[12]  Luigi Fortuna,et al.  Nonideal Behavior of Analog Multipliers for Chaos Generation , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  Costas Psychalinos,et al.  Ultra-low voltage CMOS current-mode four-quadrant multiplier , 2014 .

[14]  Mohammadhadi Danesh,et al.  A CMOS CURRENT-MODE LOW POWER RMS-TO-DC CONVERTER , 2013 .