Automatic generation of observers from MARTE/CCSL

The UML (Unified Modeling Language) Profile for Modeling and Analysis of Real-Time and Embedded (MARTE) systems promises a general modeling framework to design and analyze embedded systems. Lots of works have been published on the modeling capabilities offered by MARTE, much less on verification techniques supported. The Clock Constraint Specification Language (CCSL) has been defined in an annex of MARTE precisely to address semantic issues on time and causal aspects in relation with MARTE models. In the context of System-on-Chip design, some early work was proposed to use CCSL as a high-level specification language from which an observation network could be built. That observation network was used to observe early prototype implementations of the system under design and verify its compliance with respect to the CCSL specification. The proposed approach consisted in manually building a library of observer nodes for each CCSL operator and defining a generic mechanism to compose these nodes. This paper introduces a technique to generate a complete observer directly from a CCSL specification without requiring the manual construction of a library. The technique relies on a new state-based semantics given to a selected subset of CCSL operators. The study focuses specifically on boundedness issues with some CCSL operators that were previously artificially bounded to allow for exhaustive analyses.

[1]  Stephen A. Edwards,et al.  The synchronous languages 12 years later , 2003, Proc. IEEE.

[2]  Gérard Berry,et al.  The ESTEREL Synchronous Programming Language and its Mathematical Semantics , 1984, Seminar on Concurrency.

[3]  Julien DeAntoni,et al.  TimeSquare: Treat Your Models with Logical Time , 2012, TOOLS.

[4]  Frédéric Mallet,et al.  Specification and verification of time requirements with CCSL and Esterel , 2009, LCTES '09.

[5]  Stavros Tripakis,et al.  Testing Conformance of Real-Time Applications by Automatic Generation of Observers , 2005, Electron. Notes Theor. Comput. Sci..

[6]  Jean-Christophe Le Lann,et al.  POLYCHRONY for System Design , 2003, J. Circuits Syst. Comput..

[7]  Edward A. Lee,et al.  A framework for comparing models of computation , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Charles André,et al.  Syntax and Semantics of the Clock Constraint Specification Language (CCSL) , 2009 .

[9]  Jing Liu,et al.  Verification of MARTE/CCSL Time Requirements in Promela/SPIN , 2011, 2011 16th IEEE International Conference on Engineering of Complex Computer Systems.

[10]  Julien DeAntoni,et al.  VHDL observers for clock constraint checking , 2010, International Symposium on Industrial Embedded System (SIES).

[11]  Julien DeAntoni,et al.  Logical Time and Temporal Logics: Comparing UML MARTE/CCSL and PSL , 2011, 2011 Eighteenth International Symposium on Temporal Representation and Reasoning.

[12]  Kim Guldstrand Larsen,et al.  Model Checking via Reachability Testing for Timed Automata , 1997 .

[13]  Edward A. Lee.  Modeling concurrent real-time processes using discrete events , 1999, Ann. Softw. Eng..

[14]  André Arnold,et al.  Finite transition systems - semantics of communicating systems , 1994, Prentice Hall international series in computer science.

[15]  Alberto L. Sangiovanni-Vincentelli,et al.  A methodology for correct-by-construction latency insensitive design , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[16]  Paul Le Guernic,et al.  Polychronous controller synthesis from MARTE CCSL timing specifications , 2011, Ninth ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMPCODE2011).

[17]  Robert de Simone,et al.  Modeling time(s) , 2007, MODELS'07.

[18]  Nicolas Halbwachs,et al.  Synchronous Observers and the Verification of Reactive Systems , 1993, AMAST.