SICARELO: A tool for synthesis of locally-clocked extended burst-mode asynchronous Controllers

Controllers based on Synchronous Finite State Machines (SFSM) are widely used in the control unit design of complex digital systems. These systems can present critical requirements, such as power consumption, robustness, speed, etc. In this context, the asynchronous paradigm shows interesting features that fit as an alternative for the design, but the lack of appropriate tools and the high difficulty of the design are already drawbacks. This paper proposes a new tool called SICARELO to automatic synthesis of asynchronous FSMs with local clock. The existence of a local clock reduces the requirements of asynchronous logic, enabling the synthesis in any PLD, such as CPLDs and FPGAs, without the need of satisfying any type of macro-cells mapping. The proposed tool starts from a popular specification known as Extended Burst Mode (XBM). The tool SICARELO was tested on a set of benchmarks, compared with 3D and Minimalist tools that are state of the art. SICARELO tool obtained a reduction media in the combinatorial logic of 32% of products and 25% of literals in the XBM_AFSM synthesis with local clock.

[1]  María José Moure,et al.  Features, Design Tools, and Application Domains of FPGAs , 2007, IEEE Transactions on Industrial Electronics.

[2]  Leonardo Maria Reyneri,et al.  Implementation of Self-Timed Circuits onto FPGAs Using Commercial Tools , 2008, 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools.

[3]  Alan B. Hayes.  Stored State Asynchronous Sequential Circuits , 1981, IEEE Transactions on Computers.

[4]  Paul T. Hulina,et al.  Generation of a Clock Pulse for Asynchronous Sequential Machines to Eliminate Critical Races , 1971, IEEE Transactions on Computers.

[5]  Rasmus E. Madsen.  Desynchronization of digital circuits , 2011 .

[6]  Michal Kovac.  Autosynchronous circuits design methodology , 2009, 2009 19th International Conference Radioelektronika.

[7]  Polly Sara Kay Siegel,et al.  Automatic Technology Mapping for Asynchronous Designs , 1995 .

[8]  D. Dill,et al.  Automatic Synthesis of Extended Burst-Mode Circuits : Part II ( Automatic Synthesis ) , 1996 .

[9]  Luciano Lavagno,et al.  Desynchronization: Synthesis of Asynchronous Circuits From Synchronous Specifications , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Irith Pomeranz,et al.  STOIC: state assignment based on output/input functions , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  B. Oelmann,et al.  Locally clocked AFSMs with dynamic latch implementation , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).

[12]  P.P. Czapski,et al.  A Survey on System-Level Techniques for Power Reduction in Field Programmable Gate Array (FPGA)-Based Devices , 2008, 2008 Second International Conference on Sensor Technologies and Applications (sensorcomm 2008).

[13]  Niraj K. Jha,et al.  MINIMALIST: An Environment for the Synthesis, Verification and Testability of Burst-Mode Asynchronous Machines , 1999 .

[14]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[15]  F. Aghdasi,et al.  DMA controller design using self-clocked methodology , 2004, 2004 IEEE Africon. 7th Africon Conference in Africa (IEEE Cat. No.04CH37590).

[16]  Farhad Aghdasi.  Survey of selfclocked controllers , 1995 .

[17]  Kenneth Y. Yun,et al.  Automatic synthesis of extended burst-mode circuits. I.(Specification and hazard-free implementations) , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  Kiyoshi Oguri,et al.  Asynchronous Circuit Design , 2001 .

[19]  Steven M. Nowick,et al.  Automatic synthesis of burst-mode asynchronous controllers , 1993 .

[20]  Duarte Lopes de Oliveira,et al.  Burst-Mode Asynchronous Controllers on FPGA , 2008, Int. J. Reconfigurable Comput..

[21]  M. Renaudin,et al.  FPGA architecture for multi-style asynchronous logic [full-adder example] , 2005, Design, Automation and Test in Europe.