Ultra-low-power DLMS adaptive filter for hearing aid applications

We present an ultra-low-power, delayed least mean square (DLMS) adaptive filter operating in the subthreshold region for hearing aid applications. Subthreshold operation was accomplished by using a parallel architecture with pseudo nMOS logic style. The parallel architecture enabled us to operate the system at a lower clock rate and reduced supply voltage while maintaining the same throughput. Pseudo nMOS logic operating in the subthreshold region (subpseudo nMOS) provided better power-delay product than subthreshold CMOS (sub-CMOS) logic. Simulation results show that the DLMS adaptive filter can operate at 22 kHz using a 400-mV supply voltage to achieve 91% improvement in power compared to a nonparallel, CMOS implementation. To validate the robust operation of subthreshold logics, a 0.35 /spl mu/m, 23.1 kHz, 21.4 nW, 8/spl times/8 carry save array multiplier test chip was fabricated where an adaptive body biasing scheme is used for compensating process, supply and temperature variations. The test chip showed stable operation at a supply voltage of 0.30 V, which is even lower than the threshold voltages of the pMOS (0.82 V) and nMOS (0.67 V) transistors.

[1]  Robert E. Sandlin.  Textbook of hearing aid amplification , 2000 .

[2]  Hitoshi Kiya,et al.  Pipelined Architecture of the LMS Adaptive Digital Filter with the Minimum Output Latency(Special Section on Digital Signal Processing) , 1998 .

[3]  Naresh R. Shanbhag,et al.  Low-power adaptive filter architectures via strength reduction , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[4]  Patrick M. Zurek,et al.  Reducing acoustic feedback in hearing aids , 1995, IEEE Trans. Speech Audio Process..

[5]  T. Fujita,et al.  A 0.9 V 150 MHz 10 mW 4 mm/sup 2/ 2-D discrete cosine transform core processor with variable-threshold-voltage scheme , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[6]  T. Sakurai,et al.  Self-adjusting threshold-voltage scheme (SATS) for low-voltage high-speed operation , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[7]  Keshab K. Parhi,et al.  Relaxed look-ahead pipelined LMS adaptive filters and their application to ADPCM coder , 1993 .

[8]  Hendrawan Soeleman.  Ultra -low power digital sub-threshold logic design , 2000 .

[9]  Simon Haykin,et al.  Adaptive filter theory (2nd ed.) , 1991 .

[10]  N.R. Shanbhag,et al.  A low-power, reconfigurable adaptive equalizer architecture , 1999, Conference Record of the Thirty-Third Asilomar Conference on Signals, Systems, and Computers (Cat. No.CH37020).

[11]  Kaushik Roy,et al.  Ultra-low power digital subthreshold logic circuits , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[12]  S. Haykin,et al.  Adaptive Filter Theory , 1986 .

[13]  Dharma P. Agrawal,et al.  A high sampling rate delayed LMS filter architecture , 1993 .

[14]  Patrick M. Zurek,et al.  Microphone-array hearing aids with binaural output. II. A two-microphone adaptive system , 1997, IEEE Trans. Speech Audio Process..

[15]  James M. Kates,et al.  Feedback cancellation in hearing aids: results from a computer simulation , 1991, IEEE Trans. Signal Process..

[16]  Kaushik Roy,et al.  Robust ultra-low power sub-threshold DTMOS logic , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).

[17]  Bernard Widrow,et al.  Adaptive Signal Processing , 1985 .

[18]  Jan M. Rabaey,et al.  Digital Integrated Circuits , 2003 .