5–10 Gb/s 70 mW Burst Mode AC Coupled Receiver in 90-nm CMOS

A low power burst mode receiver architecture is presented which can be used for AC coupled links where low frequency signal components are attenuated by the channel. The nonlinear path comprises a hysteresis latch that recovers the missing low frequency content and a linear path that boosts the high frequency component by taking advantage of the high pass channel response. By optimally combining them, the front-end recovers NRZ signals up to 13 Gb/s burning only 26 mW in 90 nm CMOS. A low power- and area-efficient clock recovery scheme uses the linear path to injection lock an oscillator. A simple theory and simulation technique for ILO-based receivers is discussed. The clock recovery technique is verified with experimental results at 5-10 Gb/s in 90 nm CMOS consuming 70 mW and acquiring lock within 1.5 ns.

[1]  Jing-Hong Conan Zhan,et al.  Full-rate injection-locked 10.3Gb/s clock and data recovery circuit in a 45GHz-f/sub T/ SiGe process , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[2]  B. Razavi,et al.  - Gb / s Limiting Amplifier and Laser / Modulator Driver in 0 . 18-m CMOS Technology , 2001 .

[3]  S. Hale,et al.  A 5.2Gbps hypertransportTM integrated AC coupled receiver with DFR DC restore , 2007, 2007 IEEE Symposium on VLSI Circuits.

[4]  R. Donaldson,et al.  Decision feedback equalization of the dc null in high-density digital magnetic recording , 1978 .

[5]  A. Tajalli,et al.  A Power-Efficient Clock and Data Recovery Circuit in 0.18 $\mu{\hbox {m}}$ CMOS Technology for Multi-Channel Short-Haul Optical Data Communication , 2007, IEEE Journal of Solid-State Circuits.

[6]  S. Kimura,et al.  A 10 Gb/s burst-mode CDR IC in 0.13 /spl mu/m CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[7]  B. Razavi,et al.  10-Gb/s limiting amplifier and laser/modulator driver in 0.18-μm CMOS technology , 2003, IEEE J. Solid State Circuits.

[8]  T. Otsuji,et al.  A novel clock recovery circuit for fully monolithic integration , 1999, 1999 IEEE MTT-S International Microwave Symposium Digest (Cat. No.99CH36282).

[9]  Bryan Casper,et al.  Clocking Analysis, Implementation and Measurement Techniques for High-Speed Data Links—A Tutorial , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  A.C. Carusone,et al.  A 14-Gb/s 32 mW AC coupled receiver in 90-nm CMOS , 2007, 2007 IEEE Symposium on VLSI Circuits.

[11]  Paul D. Franzon,et al.  3 gb/s AC coupled chip-to-chip communication using a low swing pulse receiver , 2006, IEEE Journal of Solid-State Circuits.

[12]  R. Ho,et al.  Proximity communication , 2004, IEEE Journal of Solid-State Circuits.

[13]  H. Kawaguchi,et al.  . 7 10 . 7 1 . 27 Gb / s / pin 3 mW / pin Wireless Superconnect ( WSC ) Interface Scheme , 2003 .

[14]  Jri Lee,et al.  A 20-Gb/s Burst-Mode Clock and Data Recovery Circuit Using Injection-Locking Technique , 2008, IEEE Journal of Solid-State Circuits.

[15]  Atilio Gameiro,et al.  10 Gbit/s timing recovery circuit using dielectric resonator and active bandpass filters , 1992 .

[16]  Shen-Iuan Liu,et al.  A 10Gbps Burst-Mode CDR Circuit in 0.18μm CMOS , 2006, IEEE Custom Integrated Circuits Conference 2006.

[17]  Roberto Guerrieri,et al.  3D Capacitive Interconnections with Mono- and Bi-Directional Capabilities , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[18]  Behzad Razavi.  Design of intergrated circuits for optical communications , 2002 .

[19]  R. Adler.  A Study of Locking Phenomena in Oscillators , 1946, Proceedings of the IRE.

[20]  A.C. Carusone,et al.  CMOS Oscillators for Clock Distribution and Injection-Locked Deskew , 2009, IEEE Journal of Solid-State Circuits.

[21]  L. J. Paciorek.  Injection locking of oscillators , 1965 .

[22]  Behzad Razavi,et al.  A study of phase noise in CMOS oscillators , 1996, IEEE J. Solid State Circuits.

[23]  T. Lee,et al.  Superharmonic injection-locked frequency dividers , 1999, IEEE J. Solid State Circuits.

[24]  Tadahiro Kuroda,et al.  An 11Gb/s Inductive-Coupling Link with Burst Transmission , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.