Built-in current sensor for ?IDDQ testing

This paper presents the implementation of a built-in current sensor for DDQ testing. In contrast to conventional built-in current monitors, this implementation has three distinctive features: 1) built-in self-calibration to the process corner in which the circuit under test was fabricated; 2) digital encoding of the quiescent current of the circuit under test for robustness purposes; and 3) enabling versatile testing strategy through the implementation of two advanced DDQ testing algorithms. The monitor has been manufactured in a 0.18m CMOS technology and it is based on the principle of disconnecting the device under test from the power supply during the testing phase. The monitor has a resolution of 1 A for a background current less than 100 A or 1% of background currents over 100 A to a total of 1-mA full scale. The sensor operates at a maximum clock speed of 250 MHz. The quiescent current is indirectly determined by counting a number of clock pulses which occur during the time the voltage at the disconnected node drops below a reference voltage value. Basically, at the end of the count period, the counted value is inversely proportional to the quiescent current of the device under test. Then, a DDQ unit processes the counted number and the outcome is compared with a reference number to determine whether a defect exists in the device under test. Accuracy is improved by adjusting the value of the reference number and the frequency of the clock signal depending upon the particular process corner of the circuit under test. The monitor has been verified in a test chip consisting of one “DSP-like” circuit of about 250,000 transistors. Experimental results prove the usefulness of our approach as a quick and effective means for detecting defects.

[1]  Kaushik Roy,et al.  Intrinsic leakage in low power deep submicron CMOS ICs , 1997, Proceedings International Test Conference 1997.

[2]  Claude Thibeault,et al.  A novel probabilistic approach for IC diagnosis based on differential quiescent current signatures , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[3]  Kazuhisa Miyamoto,et al.  Design methodology of high performance microprocessor using ultra-low threshold voltage CMOS , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[4]  James McNames,et al.  Neighbor selection for variance reduction in I/sub DDQ/ and other parametric data , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[5]  Mark W. Levi,et al.  CMOS Is Most Testable , 1981, International Test Conference.

[6]  Alfred Chen,et al.  A speed-dependent approach for delta IDDQ implementation , 2001, Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[7]  James F. Plusquellic,et al.  Detection of CMOS defects under variable processing conditions , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[8]  Martin Margala,et al.  A 1.2 V built-in architecture for high frequency on-line Iddq/delta Iddq test , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[9]  Robert C. Aitken,et al.  Current ratios: a self-scaling technique for production IDDQ testing , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[10]  Antonio Rubio,et al.  A built-in quiescent current monitor for CMOS VLSI circuits , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[11]  Kaushik Roy,et al.  Multiple-parameter CMOS IC testing with increased sensitivity for IDDQ , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Eberhard Böhl,et al.  On-Chip IDDQ Testing in the AE11 Fail-Stop Controller , 1998, IEEE Des. Test Comput..

[13]  Rosa Rodríguez-Montañés,et al.  IDDQ testing: state of the art and future trends , 1998, Integr..