Multi-dimensional accumulation gate LDMOS with ultra-low specific on-resistance

[1]  Q. Liu,et al.  Analytical model for high-k SOI pLDMOS with self-adaptive balance of polarization charge , 2023, Microelectron. J..

[2]  Bo Zhang,et al.  Co-Optimization Between Static and Switching Characteristics of LDMOS With p-Type Trapezoidal Gate Embedded in Drift Region , 2022, IEEE Transactions on Electron Devices.

[3]  Lijuan Wu,et al.  Novel Accumulation Mode Superjunction Device With Extended Superjunction Gate , 2022, IEEE Transactions on Electron Devices.

[4]  Weizhong Chen,et al.  Bulk Electron Accumulation LDMOS With Extended Superjunction Gate , 2022, IEEE Transactions on Electron Devices.

[5]  Yintang Yang,et al.  Complete Accumulation Lateral Double-Diffused MOSFET With Low ON-Resistance Applying Floating Buried Layer , 2022, IEEE Transactions on Electron Devices.

[6]  A Bulk Full-Gate SOI-LDMOS Device With Bulk Channel and Electron Accumulation Effect , 2021, IEEE Transactions on Electron Devices.

[7]  Sen Zhang,et al.  Experimental Realization of Ultralow ON-Resistance LDMOS With Optimized Layout , 2021, IEEE Transactions on Electron Devices.

[8]  Yufeng Guo,et al.  Novel LDMOS With Integrated Triple Direction High-k Gate and Field Dielectrics , 2021, IEEE Transactions on Electron Devices.

[9]  Yintang Yang,et al.  Experimental of Folded Accumulation Lateral Double-diffused Transistor with Low Specific On Resistance , 2021, 2021 33rd International Symposium on Power Semiconductor Devices and ICs (ISPSD).

[10]  Yintang Yang,et al.  Accumulation-Mode Lateral Double-Diffused MOSFET Breaking Silicon Limit by Eliminating Dependence of Specific ON-Resistance on Doping Concentration , 2021, IEEE Transactions on Electron Devices.

[11]  Yintang Yang,et al.  Novel Lateral Double-Diffused MOSFET With Ultralow On-Resistance by the Variable Resistivity of Drift Region , 2020, IEEE Electron Device Letters.

[12]  Xuchao Li,et al.  A 0. 25μm700V BCD Technology with Ultra-low Specific On-resistance SJ-LDMOS , 2020, 2020 32nd International Symposium on Power Semiconductor Devices and ICs (ISPSD).

[13]  Bo Zhang,et al.  Experimental Study of 600 V Accumulation-Type Lateral Double-Diffused MOSFET With Ultra-Low On-Resistance , 2020, IEEE Electron Device Letters.

[14]  Gaoqiang Deng,et al.  Ultra-Low On-Resistance LDMOS With Multi-Plane Electron Accumulation Layers , 2017, IEEE Electron Device Letters.

[15]  Gerald Deboy,et al.  Superjunction Power Devices, History, Development, and Future Prospects , 2017, IEEE Transactions on Electron Devices.

[16]  Xingbi Chen,et al.  A 300-V Ultra-Low-Specific On-Resistance High-Side p-LDMOS With Auto-Biased n-LDMOS for SPIC , 2017, IEEE Transactions on Power Electronics.

[17]  B. Zhang,et al.  High-Voltage Thin-SOI LDMOS With Ultralow ON-Resistance and Even Temperature Characteristic , 2016, IEEE Transactions on Electron Devices.

[18]  Yintang Yang,et al.  New Superjunction LDMOS Breaking Silicon Limit by Electric Field Modulation of Buffered Step Doping , 2015, IEEE Electron Device Letters.

[19]  Bo Zhang,et al.  A Lateral Power MOSFET With the Double Extended Trench Gate , 2012, IEEE Electron Device Letters.

[20]  Tobias Erlbacher,et al.  Reduced On Resistance in LDMOS Devices by Integrating Trench Gates Into Planar Technology , 2010, IEEE Electron Device Letters.

[21]  A. Yoo,et al.  A Low-Voltage Lateral SJ-FINFET With Deep-Trench p-Drift Region , 2009, IEEE Electron Device Letters.

[22]  Florin Udrea,et al.  On the static performance of the RESURF LDMOSFETS for power ICs , 2009, 2009 21st International Symposium on Power Semiconductor Devices & IC's.

[23]  H.P.E. Xu,et al.  SJ-FINFET: A New Low Voltage Lateral Superjunction MOSFET , 2008, 2008 20th International Symposium on Power Semiconductor Devices and IC's.

[24]  Zia Hossain,et al.  Design and optimization of double-RESURF high-voltage lateral devices for a manufacturable process , 2003 .

[25]  M. Darwish,et al.  A new 800 V lateral MOSFET with dual conduction paths , 2001, Proceedings of the 13th International Symposium on Power Semiconductor Devices & ICs. IPSD '01 (IEEE Cat. No.01CH37216).

[26]  J.K.O. Sin,et al.  Optimization of the specific on-resistance of the COOLMOS/sup TM/ , 2001 .

[27]  B. J. Baliga,et al.  Power semiconductor device figure of merit for high-frequency applications , 1989, IEEE Electron Device Letters.

[28]  J. Appels,et al.  High voltage thin layer devices (RESURF devices) , 1979, 1979 International Electron Devices Meeting.