Random variability modeling and its impact on scaled CMOS circuits

Random variations have been regarded as one of the major barriers on CMOS scaling. Compact models that physically capture these effects are crucial to bridge the process technology with design optimization. In this paper, 3-D atomistic simulations are performed to investigate fundamental variations in a scaled CMOS device, including random dopant fluctuation (RDF), line-edge roughness (LER), and oxide thickness fluctuation (OTF). By understanding the underlying physics and analyzing simulation results, compact models for random threshold (Vth) variations are developed. The models are scalable with device specifications, enabling quantitative analysis of circuit performance variability in future technology nodes. Using representative circuits, such as the inverter chain and SRAM cell, key insights are extracted on the trend of variability, as well as the implications on robust design.

[1]  C. Hu,et al.  Threshold voltage model for deep-submicrometer MOSFETs , 1993 .

[2]  Stefano Sardo,et al.  Line edge roughness (LER) reduction strategy for SOI waveguides fabrication , 2008 .

[3]  T. Fukai,et al.  Understanding Random Threshold Voltage Fluctuation by Comparing Multiple Fabs and Technologies , 2007, 2007 IEEE International Electron Devices Meeting.

[4]  Shiying Xiong,et al.  Gate line-edge roughness effects in 50-nm bulk MOSFET devices , 2002, SPIE Advanced Lithography.

[5]  Yu Cao,et al.  New generation of predictive technology model for sub-45nm design exploration , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[6]  Yu Cao,et al.  New Generation of Predictive Technology Model for Sub-45 nm Early Design Exploration , 2006, IEEE Transactions on Electron Devices.

[7]  A. Asenov,et al.  Random-Dopant-Induced Drain Current Variation in Nano-MOSFETs: A Three-Dimensional Self-Consistent Monte Carlo Simulation Study Using “Ab Initio” Ionized Impurity Scattering , 2008, IEEE Transactions on Electron Devices.

[8]  Ferry,et al.  Surface roughness at the Si(100)-SiO2 interface. , 1985, Physical review. B, Condensed matter.

[9]  Sani R. Nassif,et al.  High Performance CMOS Variability in the 65nm Regime and Beyond , 2006, 2007 IEEE International Electron Devices Meeting.

[10]  Masami Hane,et al.  3D MOSFET simulation considering long-range Coulomb potential effects for analyzing statistical dopant-induced fluctuations associated with atomistic process simulator , 2002, International Conferencre on Simulation of Semiconductor Processes and Devices.

[11]  Nobuyuki Sano,et al.  On discrete random dopant modeling in drift-diffusion simulations: physical meaning of 'atomistic' dopants , 2002, Microelectron. Reliab..

[12]  A. Asenov,et al.  Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness , 2003 .