Degradation Stochastic Resonance (DSR) in AD-AVG architectures

This paper introduces for the first time the Degradation Stochastic Resonance (DRS) effect observed in the Adaptive Averaging (AD-AVG) architecture. This phenomenon, closely related to the well-known Suprathreshold Stochastic Resonance (SSR), influences the AD-AVG behavior for specific noise conditions and causes a yield improving effect over the degradation in time. In this article we analyze this counter-intuitive effect and explain the most relevant features. We observe, for example, that the yield of 20-input AD-AVG with 0.4 V of noise in the variability monitor increases from 0.93 to 0.97 after particular amounts of degradation.

[1]  S. Goldstein,et al.  Scalable Defect Tolerance for Molecular Electronics , 2002 .

[2]  Shekhar Y. Borkar,et al.  Electronics beyond nano-scale CMOS , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[3]  Y. Leblebici,et al.  Optimization of the Averaging Reliability Technique Using Low Redundancy Factors for Nanoscale Technologies , 2009, IEEE Transactions on Nanotechnology.

[4]  Shekhar Y. Borkar,et al.  Designing reliable systems from unreliable components: the challenges of transistor variability and degradation , 2005, IEEE Micro.

[5]  Yusuf Leblebici,et al.  Robust circuit and system design methodologies for nanometer-scale devices and single-electron transistors , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  N. Stocks,et al.  Suprathreshold stochastic resonance in multilevel threshold systems , 2000, Physical review letters.

[7]  Y. Leblebici,et al.  Optimization of nanoelectronic systems' reliability under massive defect density using cascaded R-fold modular redundancy. , 2008, Nanotechnology.

[8]  A. Rubio,et al.  An Analysis of Internal Parameter Variations Effects on Nanoscaled Gates , 2008, IEEE Transactions on Nanotechnology.

[9]  A. Rubio,et al.  Adaptive Fault-Tolerant Architecture for Unreliable Technologies With Heterogeneous Variability , 2012, IEEE Transactions on Nanotechnology.

[10]  James Tschanz,et al.  Parameter variations and impact on circuits and microarchitecture , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[11]  Yusuf Leblebici,et al.  Optimization of Nanoelectronic Systems Reliability Under Massive Defect Density Using Distributed R-fold Modular Redundancy (DRMR) , 2009, 2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.