Torus Topology based Fault-Tolerant Network-on-Chip Design with Flexible Spare Core Placement

The increase in the density of the IP cores being fabricated on a chip poses on-chip communication challenges and heat dissipation. To overcome these issues, Network-onChip (NoC) based communication architecture is introduced. In the nanoscale era NoCs are prone to faults which results in performance degradation and un-reliability. Hence efficient fault-tolerant methods are required to make the system reliable in contrast to diverse component failures. This paper presents a flexible spare core placement in torus topology based faulttolerant NoC design. The communications related to the failed core is taken care by selecting the best position for a spare core in the torus network. By considering this we propose a metaheuristic based Particle Swarm Optimization (PSO) technique to find suitable position for the spare core that minimizes the communication cost. We have experimented with several application benchmarks reported in the literature by varying the network size and by varying the fault-percentage in the network. The results show significant reduction in terms of communication cost compared to other approaches.

[1]  Santanu Chattopadhyay,et al.  Fault tolerant mesh based Network-on-Chip architecture , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[2]  Kumar Y. B. Nithin,et al.  A Gracefully Degrading and Energy-Efficient Fault Tolerant NoC Using Spare Core , 2016, 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[3]  Chenchen Deng,et al.  A Flexible Energy- and Reliability-Aware Application Mapping for NoC-Based Reconfigurable Architectures , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Santanu Chattopadhyay,et al.  A spare link based reliable Network-on-Chip design , 2014, 18th International Symposium on VLSI Design and Test.

[5]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[6]  Edwin Hsing-Mean Sha,et al.  FoToNoC: A Folded Torus-Like Network-on-Chip Based Many-Core Systems-on-Chip in the Dark Silicon Era , 2017, IEEE Transactions on Parallel and Distributed Systems.

[7]  Laxmikant V. Kalé,et al.  Optimizing the performance of parallel applications on a 5D torus via task mapping , 2014, 2014 21st International Conference on High Performance Computing (HiPC).

[8]  Chunguang Zhou,et al.  Particle swarm optimization for traveling salesman problem , 2003, Proceedings of the 2003 International Conference on Machine Learning and Cybernetics (IEEE Cat. No.03EX693).

[9]  Zhao Hai,et al.  Convergence Analysis of a Dynamic Discrete PSO Algorithm , 2008, 2008 First International Conference on Intelligent Networks and Intelligent Systems.

[10]  Santanu Chattopadhyay,et al.  A reliability aware application mapping onto mesh based Network-on-Chip , 2016, 2016 3rd International Conference on Recent Advances in Information Technology (RAIT).

[11]  Hamid R. Zarandi,et al.  A Fault-Tolerant Low-Energy Multi-Application Mapping onto NoC-based Multiprocessors , 2012, 2012 IEEE 15th International Conference on Computational Science and Engineering.

[12]  Santanu Chattopadhyay,et al.  A spare router based reliable Network-on-Chip design , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[13]  Onur Derin,et al.  Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors , 2011, Proceedings of the Fifth ACM/IEEE International Symposium.

[14]  James Kennedy,et al.  Particle swarm optimization , 2002, Proceedings of ICNN'95 - International Conference on Neural Networks.