Multi-phase bang-bang digital phase lock loop with accelerated frequency acquisition

A highly digital phase lock loop with a multi-phase bang-bang phase detector is proposed to speed up lock time and to increase the pull in range. To reduce power consumption, the high speed counter and re-timing circuit in the feedback loop are disabled after frequency lock is achieved.

[1]  SeongHwan Cho,et al.  An all-digital clock generator using a fractionally injection-locked oscillator in 65nm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[2]  Dmytro Cherniak,et al.  digPLL-Lite: A Low-Complexity, Low-Jitter Fractional-N Digital PLL Architecture , 2013, IEEE Journal of Solid-State Circuits.

[3]  Thomas Burger,et al.  A Frequency-Based Model for Limit Cycle and Spur Predictions in Bang-Bang All Digital PLL , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Pavan Kumar Hanumolu,et al.  A 3.2Gb/s Oversampling CDR with Improved Jitter Tolerance , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[5]  A.A. Abidi,et al.  A 9 b, 1.25 ps Resolution Coarse–Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue , 2008, IEEE Journal of Solid-State Circuits.

[6]  B. Nauta,et al.  A Low Noise Sub-Sampling PLL in Which Divider Noise is Eliminated and PD/CP Noise is Not Multiplied by $N ^{2}$ , 2009, IEEE Journal of Solid-State Circuits.

[7]  Giovanni Marucci,et al.  Analysis and Design of Low-Jitter Digital Bang-Bang Phase-Locked Loops , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.