论文信息 - A distributed globally replaceable redundancy scheme for sub-half-micron ULSI memories and beyond

A distributed globally replaceable redundancy scheme for sub-half-micron ULSI memories and beyond

This paper describes a distributed globally replaceable redundancy (DGR) scheme which achieves a higher optimization of the trade-off between yield enhancement and chip area penalty. A newly developed yield simulator using the Monte Carlo method has estimated the effectiveness of the DGR scheme in a quantitative manner. The new redundancy scheme is expected to enhance the yield by several times compared with conventional redundancy in the early stages of production. The DGR scheme has been successfully implemented in an experimental 4 Mb SRAM with a 3.0% area overhead and an average redundancy usage efficiency of 61% has been obtained in repaired pass chips.

Tadato Yamagata | K. Fujita | Y. Nishimura | K. Anami | H. Sato

[1] H. Sato,et al. A distributed globally replaceable redundancy scheme for sub-half micron ULSI memories and beyond , 1993, Symposium 1993 on VLSI Circuits.

[2] S. E. Schuster. Multiple word/bit line redundancy for semiconductor memories , 1978 .

[3] P. Sharp,et al. Redundancy techniques for fast static RAMs , 1981, 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4] Masashi Horiguchi,et al. A flexible redundancy technique for high-density DRAMs , 1991 .

[5] R.P. Cenker,et al. A fault-tolerant 64K dynamic random-access memory , 1979, IEEE Transactions on Electron Devices.

[6] C. H. Stapper. On a composite model to the IC yield problem , 1975 .

[7] Toshiaki Yamanaka,et al. A 12.5-ns 16-Mb CMOS SRAM with common-centroid-geometry-layout sense amplifiers , 1994 .

[8] S. Takano,et al. A 7 ns 1 Mb BiCMOS ECL SRAM with shift redundancy , 1991 .

[9] M. Wada,et al. A redundancy circuit for a fault-tolerant 256K MOS RAM , 1982, IEEE Journal of Solid-State Circuits.

[10] Shigeru Mori,et al. Optimized redundancy selection based on failure-related yield model for 64-Mb DRAM and beyond , 1991 .

[11] H. Komiya,et al. Future technological and economic prospects for VLSI , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.