130nm CMOS SAR-ADC with Low Complexity Digital Control Logic

This paper reports on an original approach to design the digital control logic of a Successive Approximation Register Analog to Digital Converter, where no sequencers or code registers are used. It turns out a low complexity digital circuitry, which is applied to the design of a 130 nm CMOS 8-bit SAR ADC. The simulations demonstrate that the proposed digital control logic correctly works leading to an Analog to Digital Converter exhibiting performances well aligned with the literature in terms of linearity, dissipated power, and energy spent per bit generation.

[1]  Hui Zhang,et al.  Design of an ultra-low power SAR ADC for biomedical applications , 2010, 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology.

[2]  Ameya Bhide,et al.  A 53-nW 9.12-ENOB 1-kS/s SAR ADC in 0.13-μm CMOS for medical implant devices , 2011, 2011 Proceedings of the ESSCIRC (ESSCIRC).

[3]  Yong Lian,et al.  A 1-V 450-nW Fully Integrated Programmable Biomedical Sensor Interface Chip , 2009, IEEE Journal of Solid-State Circuits.

[4]  Anh-Tuan Do,et al.  A 9.87 nW 1 kS/s 8.7 ENOB SAR ADC for implantable epileptic seizure detection microsystems , 2012, 2012 IEEE Asia Pacific Conference on Circuits and Systems.

[5]  Hiroki Ishikuro,et al.  A power scalable SAR-ADC in 0.18µm-CMOS with 0.5V nano-watt operation , 2011, 2011 1st International Symposium on Access Spaces (ISAS).

[6]  Doris Schmitt-Landsiedel,et al.  A 0.5V, 1µW successive approximation ADC , 2002 .

[7]  Hui Zhang,et al.  A 1.8-V 770-nW biopotential acquistion system for portable applications , 2009, 2009 IEEE Biomedical Circuits and Systems Conference.

[8]  A. Rossi,et al.  Nonredundant successive approximation register for A/D converters , 1996 .

[9]  Shahriar Mirabbasi,et al.  An ultra-low-power SAR ADC with an area-efficient DAC architecture , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[10]  Yong Lian,et al.  A 1-V 450-nW fully integrated biomedical sensor interface system , 2008, 2008 IEEE Symposium on VLSI Circuits.

[11]  Xin Liu,et al.  A 0.5V 16nW 8.08-ENOB SAR ADC for ultra-low power sensor applications , 2013, 2013 IEEE MTT-S International Microwave Workshop Series on RF and Wireless Technologies for Biomedical and Healthcare Applications (IMWS-BIO).

[12]  Fernando Manuel Medeiro Hidalgo,et al.  An ultra-low power consumption 1-V, 10-bit succesive approximation ADC , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.

[13]  Andrea L. Lacaita,et al.  A 70.7-dB SNDR 100-kS/s 14-b SAR ADC with attenuation capacitance calibration in 0.35-µm CMOS , 2016 .

[14]  Timothy G. Constandinou,et al.  An adaptive 16/64 kHz, 9-bit SAR ADC with peak-aligned sampling for neural spike recording , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[15]  T. O. Anderson,et al.  Optimum Control Logic for Successive Approximation Analog-to-Digital Converters , 1972 .

[16]  Li-Rong Zheng,et al.  An 8-bit 166nw 11.25 kS/s 0.18um two-Step-SAR ADC for RFID applications using novel DAC architecture , 2010, NORCHIP 2010.

[17]  Hong-June Park,et al.  A 1.3μW 0.6V 8.7-ENOB successive approximation ADC in a 0.18μm CMOS , 2009, 2009 Symposium on VLSI Circuits.

[18]  Karim Abdelhalim,et al.  A Nanowatt Successive Approximation ADC with Offset Correction for Implantable Sensor Applications , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[19]  Wouter A. Serdijn,et al.  A 1-V 225-nW 1KS/s current successive approximation ADC for pacemakers , 2010, 6th Conference on Ph.D. Research in Microelectronics & Electronics.

[20]  Anantha Chandrakasan,et al.  A resolution-reconfigurable 5-to-10b 0.4-to-1V power scalable SAR ADC , 2011, 2011 IEEE International Solid-State Circuits Conference.

[21]  A.P. Chandrakasan,et al.  An Ultra Low Energy 12-bit Rate-Resolution Scalable SAR ADC for Wireless Sensor Nodes , 2007, IEEE Journal of Solid-State Circuits.

[22]  Jr. H. Russell.  An improved successive-approximation register design for use in A/D converters , 1978 .

[23]  Karim Abdelhalim,et al.  A nanowatt ADC for ultra low power applications , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[24]  Xiao Yan,et al.  An 8-bit 100KS/s low power successive approximation register ADC for biomedical applications , 2013, 2013 IEEE 10th International Conference on ASIC.

[25]  Kristofer S. J. Pister,et al.  An ultralow-energy ADC for Smart Dust , 2003, IEEE J. Solid State Circuits.

[26]  Subash Chandra Bose,et al.  Ultra low power 12-Bit SAR ADC for wireless sensing applications , 2016, 2016 International Conference on VLSI Systems, Architectures, Technology and Applications (VLSI-SATA).