Adaptive power-fidelity in energy-aware wireless embedded systems
暂无分享,去创建一个
[1] Mani B. Srivastava,et al. Predictive system shutdown and other architectural techniques for energy efficient programmable computation , 1996, IEEE Trans. Very Large Scale Integr. Syst..
[2] Kiyoung Choi,et al. Power conscious fixed priority scheduling for hard real-time systems , 1999, DAC '99.
[3] Niraj K. Jha,et al. Power-conscious joint scheduling of periodic task graphs and aperiodic tasks in distributed real-time embedded systems , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).
[4] Luca Benini,et al. Policy optimization for dynamic power management , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Daniel Moss,et al. Compiler-assisted dynamic power-aware scheduling for real-time applications , 2000 .
[6] Anantha Chandrakasan,et al. JouleTrack: a web based tool for software energy profiling , 2001, DAC '01.
[7] Luca Benini,et al. Dynamic power management - design techniques and CAD tools , 1997 .
[8] L. S. Nielsen,et al. Low-power operation using self-timed circuits and adaptive scaling of the supply voltage , 1994, IEEE Trans. Very Large Scale Integr. Syst..
[9] Anantha P. Chandrakasan,et al. Low-power CMOS digital design , 1992 .
[10] Teresa H. Meng,et al. A high-efficiency variable-voltage CMOS dynamic dc-dc switching regulator , 1997 .
[11] Sujit Dey,et al. High-Level Power Analysis and Optimization , 1997 .
[12] R.W. Brodersen,et al. A dynamic voltage scaled microprocessor system , 2000, IEEE Journal of Solid-State Circuits.
[13] Luca Benini,et al. Dynamic power management for portable systems , 2000, MobiCom '00.
[14] Anantha P. Chandrakasan,et al. An architecture for a power-aware distributed microsensor node , 2000, 2000 IEEE Workshop on SiGNAL PROCESSING SYSTEMS. SiPS 2000. Design and Implementation (Cat. No.00TH8528).
[15] Flavius Gruian. Hard real-time scheduling for low-energy using stochastic data and DVS processors , 2001, ISLPED '01.
[16] Thomas D. Burd,et al. The simulation and evaluation of dynamic voltage scaling algorithms , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).
[17] Thomas D. Burd,et al. Voltage scheduling in the IpARM microprocessor system , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).
[18] Heonshik Shin,et al. Visual assessment of a real-time system design: a case study on a CNC controller , 1996, 17th IEEE Real-Time Systems Symposium.
[19] Hiroto Yasuura,et al. Voltage scheduling problem for dynamically variable voltage processors , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).
[20] M. Potkonjak,et al. On-line scheduling of hard real-time tasks on variable voltage processor , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).
[21] F. Frances Yao,et al. A scheduling model for reduced CPU energy , 1995, Proceedings of IEEE 36th Annual Foundations of Computer Science.
[22] Anantha Chandrakasan,et al. Embedded power supply for low-power DSP , 1997, IEEE Trans. Very Large Scale Integr. Syst..
[23] Asawaree Kalavade,et al. AsaP—a framework for evaluating run-time schedulers in embedded multimedia end-systems , 1998, MULTIMEDIA '98.
[24] Yann-Hang Lee,et al. Voltage-clock-scaling adaptive scheduling techniques for low power in hard real-time systems , 2000, Proceedings Sixth IEEE Real-Time Technology and Applications Symposium. RTAS 2000.
[25] Hal Wasserman,et al. Comparing algorithm for dynamic speed-setting of a low-power CPU , 1995, MobiCom '95.
[26] Anantha Chandrakasan,et al. Low-power wireless sensor networks , 2001, VLSI Design 2001. Fourteenth International Conference on VLSI Design.
[27] Scott Shenker,et al. Scheduling for reduced CPU energy , 1994, OSDI '94.
[28] Sharad Malik,et al. Performance analysis of embedded software using implicit path enumeration , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[29] Luca Benini,et al. A survey of design techniques for system-level dynamic power management , 2000, IEEE Trans. Very Large Scale Integr. Syst..
[30] Alan Burns,et al. Effective Analysis for Engineering Real-Time Fixed Priority Schedulers , 1995, IEEE Trans. Software Eng..
[31] Chung Laung Liu,et al. Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment , 1989, JACM.