An Energy Efficient ATM System Using AES Processor
暂无分享,去创建一个
[1] Akashi Satoh,et al. A Compact Rijndael Hardware Architecture with S-Box Optimization , 2001, ASIACRYPT.
[2] José G. Delgado-Frias,et al. FPGA schemes for minimizing the power-throughput trade-off in executing the Advanced Encryption Standard algorithm , 2010, J. Syst. Archit..
[3] Kris Gaj,et al. Fast Implementation and Fair Comparison of the Final Candidates for Advanced Encryption Standard Using Field Programmable Gate Arrays , 2001, CT-RSA.
[4] Srivaths Ravi,et al. A study of the energy consumption characteristics of cryptographic algorithms and security protocols , 2006, IEEE Transactions on Mobile Computing.
[5] David E. Culler,et al. SPINS: Security Protocols for Sensor Networks , 2001, MobiCom '01.
[6] M.A.M. Ali,et al. Design of a high speed and low latency crypto-processor ASIC , 2008, 2008 IEEE International Conference on Semiconductor Electronics.
[7] William J. Bowhill,et al. Design of High-Performance Microprocessor Circuits , 2001 .
[8] Ingrid Verbauwhede,et al. A 21.54 Gbits/s fully pipelined AES processor on FPGA , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.
[9] Spyros Tragoudas,et al. A security protocol for sensor networks , 2005, GLOBECOM '05. IEEE Global Telecommunications Conference, 2005..
[10] Antonino Mazzeo,et al. An FPGA-Based Performance Analysis of the Unrolling, Tiling, and Pipelining of the AES Algorithm , 2003, FPL.
[11] Jean-Didier Legat,et al. Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs , 2003, CHES.