A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7-/spl mu/m CMOS

A dual-modulus divide-by-128/129 prescaler has been developed in a 0.7-/spl mu/m CMOS technology. A new circuit technique enables the limitation of the high-speed section of the prescaler to only one divide-by-two flipflop. In that way, a dual-modulus prescaler with the same speed as an asynchronous divider can be obtained. The measured maximum input frequency of the prescaler is up to 2.65 GHz at 5 V power supply voltage. Running at a power supply of 3 V, the circuit consumes 8 mA at a minimum input frequency of 1.75 GHz.

[1]  Asad A. Abidi,et al.  An all-CMOS architecture for a low-power frequency-hopped 900 MHz spread spectrum transceiver , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[2]  Qiuting Huang,et al.  1.57 GHz asynchronous and 1.4 GHz dual-modulus 1.2 /spl mu/m CMOS prescalers , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[3]  Michiel Steyaert,et al.  A 1.8-GHz CMOS low-phase-noise voltage-controlled oscillator with prescaler , 1995, IEEE J. Solid State Circuits.

[4]  M. Steyaert,et al.  A CMOS 1.8 GHz low-phase-noise voltage-controlled oscillator with prescaler , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[5]  T. Kwasniewski,et al.  CMOS high-speed dual-modulus frequency divider for RF frequency synthesis , 1995 .

[6]  J. Crois,et al.  A fully integrated 900 MHz CMOS double quadrature downconverter , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[7]  Michiel Steyaert,et al.  Low-noise voltage-controlled oscillators using enhanced LC-tanks , 1995 .

[8]  W. Fichtner,et al.  1.16 GHz dual-modulus 1.2 /spl mu/m CMOS prescaler , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.