Voltage island aware incremental floorplanning algorithm based on MILP formulation

Multiple supply voltages (MSV) is a widely-used technology in low power VLSI designs. In MSV design, the voltage island is a crucial concern that the blocks with the same voltage level are clustered into one or more voltage islands to reduce the cost of voltage supply network and level converter. In traditional MSV design approaches, the high level synthesis and physical exploring iterate with each other to achieve the convergence. During the iteration process, some incremental changes on voltage assignment are requested by re-synthesis processes so that the packing results need to be changed accordingly. In this paper, we propose a voltage island aware incremental floorplanning approach to handle the incremental requests. Instead of randomly exploring the packing solution spaces to cope with the required modifications, our algorithm can predict the area and wire length cost of incremental floorplanning efficiently and then move the block with voltage reassigned to the desired voltage island using MILP-based approach. During the incremental floorplanning, the chip area and the wire length are optimized simultaneously, and the performance would not be compromised. The experimental results show our algorithm is promising. To the best of our knowledge, this algorithm is the first incremental floorplanning algorithm that can handle the voltage island constraints.

[1]  Mark Horowitz,et al.  Clustered voltage scaling technique for low-power design , 1995, ISLPED '95.

[2]  Evangeline F. Y. Young,et al.  Voltage island-driven floorplanning , 2007, ICCAD 2007.

[3]  I-Min Liu,et al.  Timing-constrained and voltage-island-aware voltage assignment , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[4]  Igor L. Markov,et al.  Fixed-outline floorplanning through better local search , 2001, Proceedings 2001 IEEE International Conference on Computer Design: VLSI in Computers and Processors. ICCD 2001.

[5]  Martin D. F. Wong,et al.  Optimal redistribution of white space for wire length minimization , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[6]  Martin D. F. Wong,et al.  Optimal redistribution of white space for wire length minimization , 2005, ASP-DAC.

[7]  Hai Zhou,et al.  Incremental exploration of the combined physical and behavioral design space , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[8]  Yao-Wen Chang,et al.  An ILP algorithm for post-floorplanning voltage-island generation considering power-network planning , 2007, ICCAD 2007.

[9]  Jason Cong,et al.  LP based white space redistribution for thermal via planning and performance optimization in 3D ICs , 2008, 2008 Asia and South Pacific Design Automation Conference.

[10]  Martin D. F. Wong,et al.  Improving Voltage Assignment by Outlier Detection and Incremental Placement , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[11]  Hung-Yi Liu,et al.  Voltage Island Aware Floorplanning for Power and Timing Optimization , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.