A Residue Number System Based Time-to-Digital Converter Architecture and its FPGA Implementation

A time-to-digital converter (TDC) based on residue number system is presented. This architecture can reduce hardware and chip area as well as power significantly compared to a flash-type TDC while keeping comparable performance. Its proof-of-concept prototype was implemented on FPGA, and the measurement results validate the effectiveness of the proposed architecture

[1]  William A. Chren,et al.  Low-area edge sampler using the Chinese remainder theorem , 1999, IEEE Trans. Instrum. Meas..

[2]  Poras T. Balsara,et al.  All-digital frequency synthesizer in deep-submicron CMOS , 2006 .

[3]  Haruo Kobayashi,et al.  A Small Chip Area Stochastic Calibration for TDC Using Ring Oscillator , 2014, J. Electron. Test..

[4]  Haruo KOBAYASHI,et al.  ADC Architecture Using Time-to-Digital Converter , 2006 .

[5]  Haruo Kobayashi,et al.  Experimental verification of timing measurement circuit with self-calibration , 2014, 19th Annual International Mixed-Signals, Sensors, and Systems Test Workshop Proceedings.

[6]  Y. Arai,et al.  A CMOS time to digital converter VLSI for high-energy physics , 1988, Symposium 1988 on VLSI Circuits.

[7]  Haruo Kobayashi,et al.  Time-to-digital converter architecture with residue arithmetic and its FPGA implementation , 2014, 2014 International SoC Design Conference (ISOCC).