论文信息 - Very High Speed 17 Gbps SHACAL Encryption Architecture

Very High Speed 17 Gbps SHACAL Encryption Architecture

Very high speed and low area hardware architectures of the SHACAL-1 encryption algorithm are presented in this paper. The SHACAL algorithm was a submission to the New European Schemes for Signatures, Integrity and Encryption (NESSIE) project and it is based on the SHA-1 hash algorithm. To date, there have been no performance metrics published on hardware implementations of this algorithm. A fully pipelined SHACAL-1 encryption architecture is described in this paper and when implemented on a Virtex-II X2V4000 FPGA device, it runs at a throughput of 17 Gbps. A fully pipelined decryption architecture achieves a speed of 13 Gbps when implemented on the same device. In addition, iterative architectures of the algorithm are presented. The SHACAL-1 decryption algorithm is derived and also presented in this paper, since it was not provided in the submission to NESSIE.

Máire O'Neill | John V. McCanny

[1] Philip Heng Wai Leong,et al. An FPGA Based SHA-256 Processor , 2002, FPL.

[2] Nghi Nguyen,et al. Comparative Analysis of the Hardware Implementations of Hash Functions SHA-1 and SHA-512 , 2002, ISC.

[3] Monk-Ping Leong,et al. A bit-serial implementation of the international data encryption algorithm IDEA , 2000, Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871).

[4] Jean-Didier Legat,et al. Efficient FPGA Implementations of Block Ciphers KHAZAD and MISTY1 , 2002 .

[5] Máire O'Neill,et al. High Performance Single-Chip FPGA Rijndael Algorithm Implementations , 2001, CHES.

[6] Taewhan Kim,et al. Circuit optimization using carry-save-adder cells , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7] Mitsuru Matsui,et al. On the criteria of hardware evaluation of block ciphers(1) , 2001 .

[8] Jean-Luc Beuchat. High Throughput Implementations of the RC6 Block Cipher Using Virtex-E and Virtex-II Devices , 2002 .

[9] Máire O'Neill,et al. Efficient single-chip implementation of SHA-384 and SHA-512 , 2002, 2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings..