A PWM Based Fully Integrated Digital Transmitter/PA for WLAN and LTE Applications

In this paper, we present a 23 dBm PWM based fully digital transmitter designed in standard 45 nm CMOS process. The digital transmitter utilizes sigma-delta modulation and pulse-width modulation to convert high resolution baseband I and Q signals into 3-level switching signals, thereby allowing efficient Class-D PA stages to be used. In addition, cascaded sigma-delta stages and switched-capacitor combining are incorporated into the architecture to significantly reduce the out-of-band quantization noise while maintaining excellent efficiency. The proposed transmitter is fully digital from baseband to RF and can be used to replace the entire analog/RF signal chain in a traditional transmitter. It achieves peak output power of 23 dBm with 47% power-added efficiency (PAE). For an 20 MHz OFDM signal with 8.2 dB peak-to-average power ratio (PAR), the PAE is 23%. The linearity of the digital transmitter meets WiFi spectral mask without any digital predistortion.

[1]  S. Benedetto,et al.  Modeling and Performance Evaluation of Nonlinear Satellite Links-A Volterra Series Approach , 1979, IEEE Transactions on Aerospace and Electronic Systems.

[2]  J. Paramesh,et al.  A 90-nm CMOS Doherty power amplifier with minimum AM-PM distortion , 2006, IEEE Journal of Solid-State Circuits.

[3]  H. Zirath,et al.  A comprehensive analysis of IMD behavior in RF CMOS power amplifiers , 2004, IEEE Journal of Solid-State Circuits.

[4]  Jeffrey S. Walling,et al.  A Switched-Capacitor RF Power Amplifier , 2011, IEEE Journal of Solid-State Circuits.

[5]  Baher Haroun,et al.  A 110dB SNR and 0.5mW current-steering audio DAC implemented in 45nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[6]  Jeffrey S. Walling,et al.  A switched-capacitor power amplifier for EER/polar transmitters , 2011, 2011 IEEE International Solid-State Circuits Conference.

[7]  Shoji Otaka,et al.  A 1.8GHz linear CMOS power amplifier with supply-path switching scheme for WCDMA/LTE applications , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[8]  Ali M. Niknejad,et al.  A digitally modulated 2.4GHz WLAN transmitter with integrated phase path and dynamic load modulation in 65nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[9]  Raviv Raich,et al.  On the modeling of memory nonlinear effects of power amplifiers for communication applications , 2002, Proceedings of 2002 IEEE 10th Digital Signal Processing Workshop, 2002 and the 2nd Signal Processing Education Workshop..

[10]  Feipeng Wang,et al.  A Monolithic High-Efficiency 2.4-GHz 20-dBm SiGe BiCMOS Envelope-Tracking OFDM Power Amplifier , 2007, IEEE Journal of Solid-State Circuits.

[11]  D.J. Allstot,et al.  A Class-G Supply Modulator and Class-E PA in 130 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[12]  Mark Mohammad Tehranipoor,et al.  Power Supply Noise: A Survey on Effects and Research , 2010, IEEE Design & Test of Computers.

[13]  Patrick Reynaert,et al.  Transformer-Based Uneven Doherty Power Amplifier in 90 nm CMOS for WLAN Applications , 2012, IEEE Journal of Solid-State Circuits.

[14]  W. Blood,et al.  Early analysis of chip scale package design trade-offs , 1998, Proceedings. 1998 IEEE Symposium on IC/Package Design Integration (Cat. No.98CB36211).

[15]  SungWon Chung,et al.  A 2.4-GHz, 27-dBm Asymmetric Multilevel Outphasing Power Amplifier in 65-nm CMOS , 2012, IEEE Journal of Solid-State Circuits.