A Refinement Methodology for Clock Gating Optimization at Layout Level in Digital Circuits