Implementation of a full adder circuit with new full swing EX-OR/EX-NOR gate

The Ex-OR and Ex-NOR gates are the basic building blocks of various digital system applications like adder, comparator, and parity generator/checker and encryption processor. This paper proposes a full swing pass transistor based Ex-OR/Ex-NOR gate which gives better driving capability, less propagation delay and low power dissipation as compared to the existing Ex-ORlEx-NOR circuits, and by modifying the existed circuits. Full adder is an essential component for the design and development of all type of processors like digital signal processors, microprocessors etc. So, in this paper a full adder is constructed by using the new proposed Ex-OR/Ex-NOR gate. All the existed and proposed circuits have been simulated using Cadence 180nm CMOS technology file at different supply voltages ranging from 0.6 V to 3.3 V. The simulation result demonstrates that the delay, power dissipation and power-delay product (PDP) of the proposed design are better than existed design.

[1]  Yin-Tsung Hwang,et al.  A Novel High-Speed and Energy Efficient 10-Transistor Full Adder Design , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  M. Chanda,et al.  Low-power sequential circuit using single phase Adiabatic Dynamic Logic , 2009, 2009 4th International Conference on Computers and Devices for Communication (CODEC).

[3]  T. Yamanaka,et al.  A 1.5 ns 32 b CMOS ALU in double pass-transistor logic , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[4]  Keivan Navi,et al.  Novel direct designs for 3-input XOR function for low-power and high-speed applications , 2010 .

[5]  Makoto Suzuki,et al.  A 1.5-ns 32-b CMOS ALU in double pass-transistor logic , 1993 .

[6]  K. Raahemifar,et al.  A study and comparison of full adder cells based on the standard static CMOS logic , 2004, Canadian Conference on Electrical and Computer Engineering 2004 (IEEE Cat. No.04CH37513).

[7]  Keivan Navi,et al.  Ultra high speed Full Adders , 2008, IEICE Electron. Express.

[8]  Mohamed A. Elgamel,et al.  Design methodologies for high-performance noise-tolerant XOR-XNOR circuits , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Yingtao Jiang,et al.  Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates , 2002 .

[10]  Haomin Wu,et al.  A new design of the CMOS full adder , 1992 .

[11]  Sudarshan Tiwari,et al.  New Design Methodologies for High Speed Low Power XOR-XNOR Circuits , 2009 .

[12]  Uming Ko,et al.  Low-power design techniques for high-performance CMOS adders , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[13]  Yuke Wang,et al.  Design and analysis of 10-transistor full adders using novel XOR-XNOR gates , 2000, WCC 2000 - ICSP 2000. 2000 5th International Conference on Signal Processing Proceedings. 16th World Computer Congress 2000.

[14]  Wu-Shiung Feng,et al.  New efficient designs for XOR and XNOR functions on the transistor level , 1994, IEEE J. Solid State Circuits.

[15]  Wolfgang Fichtner,et al.  Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.