Integration of logic synthesis and high-level synthesis into the DIADES design automation system
暂无分享,去创建一个
Marek Perkowski | D. Smith | Maciej Ciesielski | Andisheh Sarabi | B. J. Falkowski | M. Driscoll | J. Liu | J. Brown | L. B. Yang | A. Shamsapour | M. Helliwell | P. Wu | M. Helliwell | P. Wu | M. Ciesielski | B. Falkowski | M. Driscoll | J. Brown | D. Smith | Marek A. Perkowski | Andisheh Sarabi | J. Liu | L. B. Yang | A. Shamsapour
[1] Marek Perkowski,et al. Generation of finite state machines from parallel program graphs in DIADES , 1990, IEEE International Symposium on Circuits and Systems.
[2] Marek Perkowski,et al. DIADES-a high level synthesis system , 1989, IEEE International Symposium on Circuits and Systems,.
[3] Ed Anan Shetty,et al. Literature , 1965, Science.
[4] Marek Perkowski,et al. Rapid software prototyping: CAD design of digital CAD algorithms , 1990 .
[5] Maciej Ciesielski,et al. Multiple-valued Boolean minimization based on graph coloring , 1989, Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors.
[6] Marek A. Perkowski,et al. Optimization of Negative Gate Networks Realized in Weinberger-Likf Layout in a Boolean Level Silicon Compiler , 1984, 21st Design Automation Conference Proceedings.
[7] George W. Zobrist. Progress in computer-aided VLSI design , 1990 .
[8] L. B. Nguyen,et al. PALMINI-Fast Boolean Minimizer for Personal Computer , 1987, 24th ACM/IEEE Design Automation Conference.
[9] Marek Perkowski,et al. Automatic generation of don't cares for the controlling finite state machine from the corresponding behavioral description , 1990, IEEE International Symposium on Circuits and Systems.