Integration of logic synthesis and high-level synthesis into the DIADES design automation system

A description is presented of the high-level and logic synthesis stages in the digital design automation system DIADES. High level design, namely, data path synthesis, and control unit synthesis start from a parallel program graph, the form of description that includes both the control-flow and the data-flow graph. While the data path is allocated and scheduled, the control unit is designed to be composed of either microprogrammed units or finite-state machines. The latter are minimized in two dimensions (states and inputs), assigned and realized in logic. Several logic synthesis procedures, respective to various design styles and methodologies, can be used to design combinational parts of state machines, microprogrammed units, and data path logic.<<ETX>>

[1]  Marek Perkowski,et al.  Generation of finite state machines from parallel program graphs in DIADES , 1990, IEEE International Symposium on Circuits and Systems.

[2]  Marek Perkowski,et al.  DIADES-a high level synthesis system , 1989, IEEE International Symposium on Circuits and Systems,.

[3]  Ed Anan Shetty,et al.  Literature , 1965, Science.

[4]  Marek Perkowski,et al.  Rapid software prototyping: CAD design of digital CAD algorithms , 1990 .

[5]  Maciej Ciesielski,et al.  Multiple-valued Boolean minimization based on graph coloring , 1989, Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[6]  Marek A. Perkowski,et al.  Optimization of Negative Gate Networks Realized in Weinberger-Likf Layout in a Boolean Level Silicon Compiler , 1984, 21st Design Automation Conference Proceedings.

[7]  George W. Zobrist Progress in computer-aided VLSI design , 1990 .

[8]  L. B. Nguyen,et al.  PALMINI-Fast Boolean Minimizer for Personal Computer , 1987, 24th ACM/IEEE Design Automation Conference.

[9]  Marek Perkowski,et al.  Automatic generation of don't cares for the controlling finite state machine from the corresponding behavioral description , 1990, IEEE International Symposium on Circuits and Systems.