Characterizing SRAM Single Event Upset in Terms of Single and Multiple Node Charge Collection

A well-collapse source-injection mode for SRAM SEU is demonstrated through TCAD modeling. The recovery of the SRAM's state is shown to be based upon the resistive path from the p+ -sources in the SRAM to the well. Multiple cell upset patterns for direct charge collection and the well-collapse source-injection mechanisms are predicted and compared to SRAM test data.

[1]  P. S. Winokur,et al.  Three-dimensional simulation of charge collection and multiple-bit upset in Si devices , 1994 .

[2]  G. C. Messenger.  Conductivity Modulation Effects in Diffused Resistors at Very High Dose Rate Levels , 1979, IEEE Transactions on Nuclear Science.

[3]  Lloyd W. Massengill,et al.  Transient Radiation Upset Simulations of CMOS Memory Circuits , 1984, IEEE Transactions on Nuclear Science.

[4]  N. Ghoniem,et al.  The Size Effect of Ion Charge Tracks on Single Event Multiple-Bit Upset , 1987, IEEE Transactions on Nuclear Science.

[5]  P. V. Dressendorfer,et al.  A Simple Method to Identify Radiation and Annealing Biases That Lead to Worst-Case CMOS Static Ram Postirradiation Response , 1987, IEEE Transactions on Nuclear Science.

[6]  E. C. Smith,et al.  Simulation of Cosmic-Ray Induced Soft Errors and Latchup in Integrated-Circuit Computer Memories , 1979, IEEE Transactions on Nuclear Science.

[7]  Georg Georgakos,et al.  Soft Error Rates in 65nm SRAMs--Analysis of new Phenomena , 2007, 13th IEEE International On-Line Testing Symposium (IOLTS 2007).

[8]  B. Giffard,et al.  SEU in SOI SRAMs-a static model , 1994 .

[9]  Marty R. Shaneyfelt,et al.  Impact of technology trends on SEU in CMOS SRAMs , 1996 .

[10]  M. Alles,et al.  Model for CMOS/SOI single-event vulnerability , 1989 .

[11]  L.W. Massengill,et al.  Simultaneous single event charge sharing and parasitic bipolar conduction in a highly-scaled SRAM design , 2005, IEEE Transactions on Nuclear Science.

[12]  J. S. Browning,et al.  Single event upset in irradiated 16 K CMOS SRAMs , 1988 .

[13]  L.W. Massengill,et al.  Single-event charge enhancement in SOI devices , 1990, IEEE Electron Device Letters.

[14]  L. L. Sivo,et al.  Cosmic Ray-Induced Soft Errors in Static MOS Memory Cells , 1979, IEEE Transactions on Nuclear Science.

[15]  R. Koga,et al.  Error Analysis and Prevention of Cosmic Ion-Induced Soft Errors in Static CMOS RAMs , 1982, IEEE Transactions on Nuclear Science.