A 148fsrms integrated noise 4MHz bandwidth all-digital second-order ΔΣ time-to-digital converter using gated switched-ring oscillator
暂无分享,去创建一个
[1] Un-Ku Moon,et al. A 71dB dynamic range third-order ΔΣ TDC using charge-pump , 2012, 2012 Symposium on VLSI Circuits (VLSIC).
[2] Amr Elshazly,et al. A 2.4ps resolution 2.1mW second-order noise-shaped time-to-digital converter with 3.2ns range in 1MHz bandwidth , 2010, IEEE Custom Integrated Circuits Conference 2010.
[3] Amr Elshazly,et al. A 13b 315fsrms 2mW 500MS/s 1MHz bandwidth highly digital time-to-digital converter using switched ring oscillators , 2012, 2012 IEEE International Solid-State Circuits Conference.
[4] Shintaro Izumi,et al. A 61-dB SNDR 700 µm2 second-order all-digital TDC with low-jitter frequency shift oscillators and dynamic flipflops , 2012, 2012 Symposium on VLSI Circuits (VLSIC).
[5] Michael P. Flynn,et al. A 9-bit, 14 μW and 0.06 mm $^{2}$ Pulse Position Modulation ADC in 90 nm Digital CMOS , 2010, IEEE Journal of Solid-State Circuits.
[6] Jae-Yoon Sim,et al. A 2 GHz fractional-N digital PLL with 1b noise shaping ΔΣ TDC , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.
[7] Paul Leroux,et al. 1-1-1 MASH ∆ Σ Time-to-Digital Converters with 6 ps Resolution and Third-Order Noise-Shaping , 2012 .
[8] M.Z. Straayer,et al. A Multi-Path Gated Ring Oscillator TDC With First-Order Noise Shaping , 2009, IEEE Journal of Solid-State Circuits.
[9] Paul Leroux,et al. 1-1-1 MASH $\Delta \Sigma$ Time-to-Digital Converters With 6 ps Resolution and Third-Order Noise-Shaping , 2012, IEEE Journal of Solid-State Circuits.