Variations in Nanometer CMOS Flip-Flops: Part II—Energy Variability and Impact of Other Sources of Variations

In this paper, the impact of variations on single-edge triggered flip-flops (FFs) is evaluated for a wide range of topologies. In particular, this Part II explicitly considers sources of variations such as voltage, temperature and variations induced by the clock network. The effect of variations on the energy and its tradeoff with performance is also investigated. This paper complements the previous Part I, which is focused on process variations and flip-flop timing. From a design perspective, the presented results provide well-defined guidelines for variation-aware selection of the flip-flop topologies, and for early budgeting of variations before detailed circuit design. Results are put into the technology scaling perspective through comparison of results at 65 and 28 nm. The results show that the technology scaling does not affect either the main findings of this analysis or the ranking of the considered topologies.

[1]  Massimo Alioto,et al.  Impact of Supply Voltage Variations on Full Adder Delay: Analysis and Comparison , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Samuel D. Naffziger,et al.  The implementation of the Itanium 2 microprocessor , 2002, IEEE J. Solid State Circuits.

[3]  S.-D. Shin,et al.  Variable sampling window flip-flops for low-power high-speed VLSI , 2005 .

[4]  A. R. Newton,et al.  Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .

[5]  V.G. Oklobdzija,et al.  A clock skew absorbing flip-flop , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[6]  Sani R. Nassif,et al.  Design for Manufacturability and Statistical Design - A Constructive Approach , 2007, Series on integrated circuits and systems.

[7]  Massimo Alioto,et al.  Understanding the Effect of Process Variations on the Delay of Static and Domino Logic , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Young-Hyun Jun,et al.  Conditional-capture flip-flop for statistical power reduction , 2001, IEEE J. Solid State Circuits.

[9]  Youngmoon Choi,et al.  The next-generation 64b SPARC core in a T4 SoC processor , 2012, 2012 IEEE International Solid-State Circuits Conference.

[10]  Robert W. Brodersen,et al.  Analysis and design of low-energy flip-flops , 2001, ISLPED '01.

[11]  Ashutosh Das,et al.  A new family of semidynamic and dynamic flip-flops with embedded logic for high-performance processors , 1999 .

[12]  Vojin G. Oklobdzija,et al.  Conditional techniques for low power consumption flip-flops , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[13]  E. You,et al.  A third-generation SPARC V9 64-b microprocessor , 2000, IEEE Journal of Solid-State Circuits.

[14]  Robert M. Averill,et al.  A 5.2GHz microprocessor chip for the IBM zEnterprise™ system , 2011, 2011 IEEE International Solid-State Circuits Conference.

[15]  Nogawa,et al.  A Data-transition Look-ahead DFF Circuit For Statistical Reduction In Power Consumption , 1997 .

[16]  Samuel D. Naffziger,et al.  The implementation of the next-generation 64b itanium microprocessor , 2002 .

[17]  Massimo Alioto,et al.  Flip-Flop Energy/Performance Versus Clock Slope and Impact on the Clock Network Design , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[18]  Peiyi Zhao,et al.  Low power and high speed explicit-pulsed flip-flops , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[19]  Massimo Alioto,et al.  Analysis and Comparison in the Energy-Delay-Area Domain of Nanometer CMOS Flip-Flops: Part I—Methodology and Design Strategies , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[20]  V.G. Oklobdzija,et al.  Improved sense-amplifier-based flip-flop: design and measurements , 2000, IEEE Journal of Solid-State Circuits.

[21]  Massimo Alioto,et al.  Analysis and Comparison in the Energy-Delay-Area Domain of Nanometer CMOS Flip-Flops: Part II—Results and Figures of Merit , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.