Architectural tradeoffs for survivor sequence memory management in Viterbi decoders

In a Viterbi decoder, there are two known memory organization techniques for the storage of survivor sequences from which the decoded information sequence is retrieved, namely, register exchange method and traceback method. This work extends previously known traceback approaches, describes two new traceback algorithms, and compares various traceback methods with each other. Memory size, latency, and implementational complexity of the survivor sequence management are analyzed for both uniprocessor and multiprocessor realizations of Viterbi decoders. A new, one-pointer traceback method is shown to be better than previously known traceback methods. >

[1]  P. G. Gulak,et al.  Survivor sequence memory management in Viterbi decoders , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[2]  Jr. G. Forney,et al.  The viterbi algorithm , 1973 .

[3]  Robert Cypher,et al.  Generalized trace-back techniques for survivor memory management in the Viterbi algorithm , 1993, J. VLSI Signal Process..

[4]  C. Rader Memory Management in a Viterbi Decoder , 1981, IEEE Trans. Commun..

[5]  R. E. Peile,et al.  Stanford Telecom VLSI design of a convolutional decoder , 1989, IEEE Military Communications Conference, 'Bridging the Gap. Interoperability, Survivability, Security'.

[6]  R. Orndorff,et al.  Viterbi decoder VLSI integrated circuit for bit error correction , 1981 .

[7]  Robert J. McEliece,et al.  Truncation effects in Viterbi decoding , 1989, IEEE Military Communications Conference, 'Bridging the Gap. Interoperability, Survivability, Security'.

[8]  J. Bibb Cain,et al.  Error-Correction Coding for Digital Communications , 1981 .