An experimental analysis of a new mixed grain-based dynamically reconfigurable architecture

This paper presents an experimental analysis of ReCoM, a novel reconfigurable architecture based on a mixed-grain reconfigurable array that combines a RISC microprocessor and a dynamically-configurable hardware for computation-intensive applications. The reconfigurable hardware is composed by mixed-grain reconfigurable cells that include 64-bits ALU, Look-Up Tables (LUTs), word-level arithmetic units and an efficient configuration and data memory architecture. To study the effectiveness of ReCoM on a well-known reference application, we implemented several FIR filters. The experimental results gathered through an accurate simulation model of ReCoM show performance figures encouragingly better than other DSP or alternative reconfigurable systems. Moreover, they demonstrate that ReCoM is very scalable and it successfully extracts the parallelism from streamed applications.

[1]  Jürgen Becker,et al.  Architecture and application of a dynamically reconfigurable hardware array for future mobile communication systems , 2000, Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871).

[2]  José G. Delgado-Frias,et al.  A MEDIUM-GRAIN RECONFIGURABLE CELL ARRAY FOR DSP , 2003 .

[3]  E. Tau,et al.  A First Generation DPGA implementation , 1995 .

[4]  John Wawrzynek,et al.  Garp: a MIPS processor with a reconfigurable coprocessor , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[5]  Kunle Olukotun,et al.  A quantitative analysis of reconfigurable coprocessors for multimedia applications , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).

[6]  Massimo Violante,et al.  ReCoM: A new Reconfigurable Compute Fabric Architecture for Computation-Intensive Applications , 2006, 2006 IEEE Design and Diagnostics of Electronic Circuits and systems.

[7]  Fadi J. Kurdahi,et al.  FIR filter mapping and performance analysis on MorphoSys , 2000, ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445).

[8]  Nader Bagherzadeh,et al.  Vlsi Design Of The Tiny Risc Microprocessor , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[9]  André DeHon,et al.  MATRIX: a reconfigurable computing architecture with configurable instruction distribution and deployable resources , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[10]  Fadi J. Kurdahi,et al.  MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications , 2000, IEEE Trans. Computers.