Recent Advances in System-Level Interconnect Prediction.

The exciting, new field of System-Level Interconnect Prediction emerged from research of the early 1970’s but it took until 1999 before a cohesive research community for interconnect prediction was established. New research results are becoming available and the last couple of years have brought both more interest and more progress in the field than in the thirty years before. This paper is an introduction to the field and provides an overview of some of the recent advances in system-level interconnect

[1]  Payman Zarkesh-Ha,et al.  Prediction of net-length distribution for global interconnects in a heterogeneous system-on-a-chip , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Dhanistha Panyasak,et al.  Circuits , 1995, Annals of the New York Academy of Sciences.

[3]  Fadi J. Kurdahi,et al.  On the characterization of multi-point nets in electronic designs , 1998, Proceedings of the 8th Great Lakes Symposium on VLSI (Cat. No.98TB100222).

[4]  Kaustav Banerjee,et al.  Performance analysis and technology of 3-D ICs , 2000, SLIP '00.

[5]  Phillip Christie,et al.  The analytical form of the length distribution function for computer interconnection , 1991 .

[6]  Peng Li,et al.  Cost based tradeoff analysis of standard cell designs , 2000, SLIP '00.

[7]  Bibiche Micha Geuskens.  Modeling the influence of multilevel interconnect on chip performance , 1998 .

[8]  Andrew B. Kahng,et al.  Wiring layer assignments with consistent stage delays , 2000, SLIP '00.

[9]  Robert W. Keyes,et al.  The physics of VLSI systems , 1987, Microelectronics systems design series.

[10]  Kurt Keutzer,et al.  System-Level Performance Modeling with BACPAC - Berkeley Advanced Chip Performance Calculator , 1999 .

[11]  Jan M. Van Campenhout,et al.  Generating synthetic benchmark circuits for evaluating CAD tools , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  E. H. Jarow.  Clouds , 1931, Nature.

[13]  Yu Cao,et al.  GTX: the MARCO GSRC technology extrapolation system , 2000, Proceedings 37th Design Automation Conference.

[14]  Qiang Chen,et al.  A compact physical via blockage model , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[15]  Chung-Kuan Cheng,et al.  Ratio cut partitioning for hierarchical designs , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Payman Zarkesh-Ha,et al.  Prediction of interconnect fan-out distribution using Rent's rule , 2000, SLIP '00.

[17]  Wayne Wei-Ming Dai,et al.  A Method for Generation Random Circuits and Its Application to Routability Measurement , 1996, Fourth International ACM Symposium on Field-Programmable Gate Arrays.

[18]  Herwig Van Marck,et al.  Modeling signal delay distribution in optoelectronic architectures , 1995 .

[19]  William E. Donath,et al.  Placement and average interconnection lengths of computer logic , 1979 .

[20]  Jan M. Van Campenhout,et al.  On synthetic benchmark generation methods , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[21]  Dirk Stroobandt,et al.  Estimating Interconnection Lengths in Three-Dimensional Computer Systems (Special Issue on Synthesis and Verification of Hardware Design) , 1996 .

[22]  A. Masaki,et al.  Equations for Estimating Wire Length in Various Types of 2-D and 3-D System Packaging Structures , 1987 .

[23]  Jan M. Van Campenhout,et al.  An Accurate Interconnection Length Estimation for Computer Logic , 1996, Great Lakes Symposium on VLSI.

[24]  J W Goodman,et al.  Implications of interconnection theory for optical digital computing. , 1992, Applied optics.

[25]  Tarek M. Taha,et al.  Heterogeneous architecture models for interconnect-motivated system design , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[26]  Roy L. Russo,et al.  On a Pin Versus Block Relationship For Partitions of Logic Graphs , 1971, IEEE Transactions on Computers.

[27]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .

[28]  D. Stroobannt.  PIN count prediction in ratio cut partitioning for VLSI and ULSI , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[29]  Joni Dambre,et al.  Optoelectronic FPGAs , 1999 .

[30]  Dirk Stroobandt,et al.  The interpretation and application of Rent's rule , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[31]  Jan M. Van Campenhout,et al.  Generating new benchmark designs using a multi-terminal net model , 1999, Integr..

[32]  Dirk Stroobandt,et al.  Efficient representation of interconnection length distributions using generating polynomials , 2000, SLIP '00.

[33]  P. Zarkesh-Ha,et al.  On a pin versus gate relationship for heterogeneous systems: heterogeneous Rent's rule , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[34]  Andrew B. Kahng,et al.  Requirements for models of achievable routing , 2000, ISPD '00.

[35]  Dirk Stroobandt.  On an efficient method for estimating the interconnection complexity of designs and on the existence of region III in Rent's rule , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.

[36]  Arifur Rahman,et al.  System-level performance evaluation of three-dimensional integrated circuits , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[37]  J. Van Campenhout,et al.  Three-dimensional optoelectronic architectures for massively parallel processing systems , 1997 .

[38]  James D. Meindl,et al.  A generic system simulator (GENESYS) for ASIC technology and architecture beyond 2001 , 1996, Proceedings Ninth Annual IEEE International ASIC Conference and Exhibit.

[39]  Phillip Christie.  A canonical ensemble analysis of interconnect-limited systems , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[40]  Dirk Stroobandt,et al.  Towards an Extension of Rent's Rule for Describing Local Variations in Interconnection Complexity , 1995 .

[41]  Dirk Stroobandt,et al.  Estimating Logic Cell to I/O Pad Lengths in Computer Systems , 1997 .

[42]  George Anthony Sai-Halasz.  \performance trends in high-performance processors , 1995 .

[43]  Jan M. Van Campenhout,et al.  Accurate Interconnection Length Estimations for Predictions Early in the Design Cycle , 1999, VLSI Design.