Formal modeling for consistency checking of signal transition graph

The behavior of asynchronous hardware system is crucial and practically assured using the formal verification techniques. A signal transition graph is one of the effective alternatives to represent the behavioral design of a huge asynchronous system. The design could be verified beforehand to assure several essential properties including its consistency property. In this paper, the formal modeling scheme of a signal transition graph is proposed along with the consistency property in term of the linear temporal formula. The target signal transition graph is written in Promela code and verified using SPIN model checker. The result shows that the method can verify consistency property automatically.

[1]  Steven M. Nowick,et al.  Applications of asynchronous circuits , 1999, Proc. IEEE.

[2]  Mordechai Ben-Ari,et al.  Principles of the spin model checker , 2008 .

[3]  Kenneth M. Hopkinson,et al.  A Model Checking Approach to Testing the Reliability of Smart Grid Protection Systems , 2017, IEEE Transactions on Power Delivery.

[4]  Dragan Bosnacki,et al.  Multi-Core Model Checking with SPIN , 2007, 2007 IEEE International Parallel and Distributed Processing Symposium.

[5]  Shingo Yamaguchi,et al.  Éclair: An elevator group controller model checking system based on S-ring and SPIN , 2014, 2014 IEEE 3rd Global Conference on Consumer Electronics (GCCE).

[6]  Sudhakar Ganti,et al.  SPIN model checking for the BEE system , 2015, TENCON 2015 - 2015 IEEE Region 10 Conference.

[7]  Tam-Anh Chu,et al.  Synthesis of self-timed VLSI circuits from graph-theoretic specifications , 1987 .

[8]  John Harrison Formal verification at Intel , 2003, 18th Annual IEEE Symposium of Logic in Computer Science, 2003. Proceedings..

[9]  朴星範 Synthesis of Asynchronous VLSI Circuits from Signal Transition Graph Specifications(信号遷移グラフ仕様による非同期式VLSI回路の合成) , 1996 .

[10]  João M. Fernandes,et al.  Translating Synchronous Petri Nets into PROMELA for Verifying Behavioural Properties , 2007, 2007 International Symposium on Industrial Embedded Systems.