Optimization of an on-chip active cooling system based on thin-film thermoelectric coolers

In this paper, we explore the design and optimization of an on-chip active cooling system based on thin-film thermoelectric coolers (TEC). We start our investigation by establishing the compact thermal model for the chip package with integrated thin-film TEC devices. We observe that deploying an excessive number of TEC devices and/or providing the TEC devices with an improper supply current might adversely result in the overheating of the chip, rendering the cooling system ineffective. A large amount of supply current could even cause the thermal runaway of the system. Motivated by this observation, we formulate the deployment of the integrated TEC devices and their supply current setting as a system-level design problem. We propose a greedy algorithm to determine the deployment of TEC devices and a convex programming based scheme for setting the supply current levels. Leveraging the theory of inverse-positive matrix, we provide an optimality condition for the current setting algorithm. We have tested our algorithms on various benchmarks. We observe that our algorithms are able to determine the proper deployment and supply current level of the TEC devices which reduces the temperatures of the hot spots by as much as 7.5 °C compared to the cases without integrated TEC devices.

[1]  Dorian Liepmann,et al.  Development and testing of a planar, silicon mini-capillary pumped loop , 2002 .

[2]  Suresh V. Garimella,et al.  Thermal Challenges in Next-Generation Electronic Systems , 2003, IEEE Transactions on Components and Packaging Technologies.

[3]  Wai-Kai Chen,et al.  The circuits and filters handbook , 2009 .

[4]  Peng Wang,et al.  Mini-Contact Enhanced Thermoelectric Coolers for On-Chip Hot Spot Cooling , 2009 .

[5]  I-Yu Huang,et al.  Development of low-cost micro-thermoelectric coolers utilizing MEMS technology , 2008 .

[6]  Ravi Mahajan,et al.  On-chip cooling by superlattice-based thin-film thermoelectrics. , 2009, Nature nanotechnology.

[7]  Avram Bar-Cohen,et al.  Enhanced Thermoelectric Cooler for On-Chip Hot Spot Cooling , 2007 .

[8]  D. Rowe CRC Handbook of Thermoelectrics , 1995 .

[9]  Kevin Skadron,et al.  Temperature-aware microarchitecture , 2003, ISCA '03.

[10]  P. Y. Hou,et al.  Optimization of Microscale Thermoelectric Cooling (TEC) Element Dimensions for Hotspot Cooling Applications , 2009 .

[11]  J. Gillis,et al.  Matrix Iterative Analysis , 1961 .

[12]  Predrag Stojan Hrnjak,et al.  Integrated Mesoscopic Cooler Circuits (IMCCs) , 1999, Advanced Energy Systems.

[13]  John L. Henning SPEC CPU2000: Measuring CPU Performance in the New Millennium , 2000, Computer.

[14]  Stephen P. Boyd,et al.  Convex Optimization , 2004, Algorithms and Theory of Computation Handbook.

[15]  Richard S. Varga,et al.  Matrix Iterative Analysis , 2000, The Mathematical Gazette.

[16]  Margaret Martonosi,et al.  Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).

[17]  J. Liu,et al.  Integrating nano carbontubes with microchannel cooler , 2004, Proceedings of the Sixth IEEE CPMT Conference on High Density Microsystem Design and Packaging and Component Failure Analysis (HDP '04).

[18]  Ronald G. Dreslinski,et al.  The M5 Simulator: Modeling Networked Systems , 2006, IEEE Micro.

[19]  Kevin Skadron,et al.  An Improved Block-Based Thermal Model in HotSpot 4.0 with Granularity Considerations , 2007 .

[20]  Boris Abramzon,et al.  Numerical Optimization of the Thermoelectric Cooling Devices , 2007 .

[21]  Patrick E. Phelan,et al.  Current and future miniature refrigeration cooling technologies for high power microelectronics , 2001, Seventeenth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (Cat. No.01CH37189).

[22]  Yousef Saad,et al.  Iterative methods for sparse linear systems , 2003 .