Accumulator-based BIST approach for stuck-open and delay fault testing

In this paper a novel accumulator-based Built-In Self Test (BIST) method for complete two-pattern test generation is presented. Complete two-pattern testing has been proposed for stuck-open and delay testing. The proposed scheme is very attractive for a wide range of circuits based on data-path architectures with arithmetic units, or with accumulators containing binary adders. Our method generates all 2/sup n/(2/sup n/-1) distinct two-pattern pairs for a n-input circuit under test within 2/sup n/(2/sup n/-1) clock cycles. The proposed method can be easily modified to generate complete two-pattern tests for circuits having k, (k<n) inputs, within 2/sup k/(2/sup k/-1) clock cycles. Thus, this method is well-suited for circuits consisting of several modules with different number of inputs.<<ETX>>

[1]  Corot W. Starke,et al.  Built-In Test for CMOS Circuits , 1984, ITC.

[2]  Edward McCluskey,et al.  Built-In Self-Test Techniques , 1985, IEEE Design & Test of Computers.

[3]  Sandeep K. Gupta,et al.  BIST test pattern generators for stuck-open and delay testing , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[4]  Francky Catthoor,et al.  A Flexible Module Library for Custom DSP Applications in a Multiprocessor Environment , 1989 .

[5]  R. L. Wadsack,et al.  Fault modeling and logic simulation of CMOS and MOS integrated circuits , 1978, The Bell System Technical Journal.

[6]  Karl Fuchs,et al.  A new BIST approach for delay fault testing , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[7]  Edward J. McCluskey,et al.  TWO-PATTERN TEST CAPABILITIES OF AUTONOMOUS TPG CIRCUITS , 1991, 1991, Proceedings. International Test Conference.

[8]  Richard J. Higgins,et al.  Digital signal processing in VLSI , 1990 .