A fast modular simulator for combinational logic circuits generated by genetic algorithm
暂无分享,去创建一个
[1] P. Mythili,et al. A faster 2D technique for the design of combinational digital circuits using Genetic Algorithm , 2012, 2012 International Conference on Power, Signals, Controls and Computation.
[2] M. Bialko,et al. Evolutionary design of combinational digital circuits: State of the art, main problems, and future trends , 2008, 2008 1st International Conference on Information Technology.
[3] Adam Slowik,et al. Design and Optimization of Combinational Digital Circuits Using Modified Evolutionary Algorithm , 2004, ICAISC.
[4] Kwong-Sak Leung,et al. Applying Genetic Parallel Programming to Synthesize Combinational Logic Circuits , 2007, IEEE Transactions on Evolutionary Computation.
[5] Carlos A. Coello Coello,et al. Design of combinational logic circuits through an evolutionary multiobjective optimization approach , 2002, Artificial Intelligence for Engineering Design, Analysis and Manufacturing.
[6] A. H. Aguirre,et al. Gate-level synthesis of Boolean functions using binary multiplexers and genetic programming , 2000, Proceedings of the 2000 Congress on Evolutionary Computation. CEC00 (Cat. No.00TH8512).
[7] Enrique Alba,et al. Comparing different serial and parallel heuristics to design combinational logic circuits , 2003, NASA/DoD Conference on Evolvable Hardware, 2003. Proceedings..
[8] Vesselin K. Vassilev,et al. Digital circuit evolution and fitness landscapes , 1999, Proceedings of the 1999 Congress on Evolutionary Computation-CEC99 (Cat. No. 99TH8406).
[9] César Pedraza Bonilla,et al. Low cost platform for evolvable-based boolean synthesis , 2011, 2011 IEEE Second Latin American Symposium on Circuits and Systems (LASCAS).