A decoupling technique on switch factor based analysis of RLC interconnects
暂无分享,去创建一个
[1] Malgorzata Marek-Sadowska,et al. Crosstalk reduction for VLSI , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[2] Stephen H. Hall,et al. High-Speed Digital System Design: A Handbook of Interconnect Theory and Design Practices , 2000 .
[3] L.M. Coulibaly,et al. Analytical delay computation for arbitrary distributed RLC trees , 2005, International Symposium on Signals, Circuits and Systems, 2005. ISSCS 2005..
[4] Massoud Pedram,et al. Analysis and reduction of capacitive coupling noise in high-speed VLSI circuits , 2001, Proceedings 2001 IEEE International Conference on Computer Design: VLSI in Computers and Processors. ICCD 2001.
[5] Yungseon Eo,et al. A decoupling technique for efficient timing analysis of VLSI interconnects with dynamic circuit switching , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[6] Andrew B. Kahng,et al. On switch factor based analysis of coupled RC interconnects , 2000, Proceedings 37th Design Automation Conference.
[7] L.M. Coulibaly,et al. Time-delay estimation: two comparative models for distributed on-chip RLC interconnects under ramp excitation , 2005, 2005 NORCHIP.
[8] Anirudh Devgan. Efficient coupled noise estimation for on-chip interconnects , 1997, ICCAD 1997.
[9] H. J. Kadim,et al. Analytical crosstalk noise and its induced-delay estimation for distributed RLC interconnects under ramp excitation , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[10] L.M. Coulibaly,et al. Analytical ramp delay model for distributed on-chip RLC interconnects , 2004, The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04..
[11] Andrew B. Kahng,et al. An analytical delay model for RLC interconnects , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..