A Rare Event Based Yield Estimation Methodology for Analog Circuits

With the growing use of analog circuits in sensor systems for internet of things applications, estimation of their yield has become critical in order to increase the efficiency of large volume manufacturing. In this paper, a methodology to estimate the yield of analog circuits beyond 95% is proposed. The methodology is based on an algorithm that uses adaptive sampling to approach the “tail” region of the initial distribution which contains the dysfunctional units. These units do not satisfy the initial design targets thereby lowering the yield. An inverter and a two-stage operational amplifier have been used to verify the methodology where the reference distribution is based on 10^6 samples for both circuits. Simulation results reveal that the accuracy for 95%, 98%, and 99% yield has been compromised by less than 2.1%, 5.7%, and 7.4%, respectively, whereas the computation cost is reduced by 20x.

[1]  Haralampos-G. D. Stratigopoulos,et al.  Fast Monte Carlo-Based Estimation of Analog Parametric Test Metrics , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Xuan Zeng,et al.  High-Dimensional and Multiple-Failure-Region Importance Sampling for SRAM Yield Analysis , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Suriyaprakash Natarajan,et al.  Fault simulation for analog test coverage , 2016, 2016 IEEE International Test Conference (ITC).

[4]  Linda S. Milor,et al.  Detection of catastrophic faults in analog integrated circuits , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  C.H. Stapper,et al.  Integrated circuit yield statistics , 1983, Proceedings of the IEEE.

[6]  Sofiène Tahar,et al.  Accelerated and Reliable Analog Circuits Yield Analysis Using SMT Solving Techniques , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Debesh Bhatta,et al.  Framework for analog test coverage , 2013, International Symposium on Quality Electronic Design (ISQED).

[8]  M. B. Yelten,et al.  Scalable and efficient analog parametric fault identification , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[9]  Xuan Zeng,et al.  C-YES: An Efficient Parametric Yield Estimation Approach for Analog and Mixed-Signal Circuits Based on Multicorner-Multiperformance Correlations , 2017, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  I. Sobol,et al.  On quasi-Monte Carlo integrations , 1998 .

[11]  Ronny Vanhooren,et al.  Practical random sampling of potential defects for analog fault simulation , 2014, 2014 International Test Conference.

[12]  Ali Emre Pusane,et al.  A hybrid Quasi Monte Carlo method for yield aware analog circuit sizing tool , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[13]  M. B. Steer,et al.  Surrogate-Model-Based Analysis of Analog Circuits—Part II: Reliability Analysis , 2011, IEEE Transactions on Device and Materials Reliability.

[14]  Rob A. Rutenbar,et al.  Novel Algorithms for Fast Statistical Analysis of Scaled Circuits , 2009, Lecture Notes in Electrical Engineering.

[15]  Burton S. Kaliski,et al.  Moore's Law , 2005, Encyclopedia of Cryptography and Security.

[16]  Lara Dolecek,et al.  Loop flattening & spherical sampling: Highly efficient model reduction techniques for SRAM yield analysis , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[17]  Rob A. Rutenbar,et al.  Why Quasi-Monte Carlo is Better Than Monte Carlo or Latin Hypercube Sampling for Statistical Circuit Analysis , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  Xin Li,et al.  Fast statistical analysis of rare circuit failure events via scaled-sigma sampling for high-dimensional variation space , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[19]  Hiroyuki Ochi,et al.  Sequential importance sampling for low-probability and high-dimensional SRAM yield analysis , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[20]  R. Schaller,et al.  Moore's law: past, present and future , 1997 .