Sources of failures and yield improvement for VLSI and restructurable interconnects for RVLSI and WSI: Part I—Sources of failures and yield improvement for VLSI
暂无分享,去创建一个
[1] B. T. Murphy,et al. Cost-size optima of monolithic integrated circuits , 1964 .
[2] J. B. Angell,et al. Redundancy for LSI Yield Enhancement , 1967 .
[3] J. Paul Roth,et al. Programmed Algorithms to Compute Tests to Detect and Distinguish Between Failures in Logic Circuits , 1967, IEEE Trans. Electron. Comput..
[4] W. G. Ansley. Computation of integrated-circuit yields from the distribution of slice yields for the individual devices , 1968 .
[5] William C. Carter,et al. Design of dynamically checked computers , 1968, IFIP Congress.
[6] G. L. Schnable,et al. Failure mechanisms in large-scale integrated circuits , 1969 .
[7] J. Black,et al. Electromigration—A brief survey and some recent results , 1969 .
[8] J. E. Price,et al. A new look at yield of integrated circuits , 1970 .
[9] Algirdas Avizienis,et al. Arithmetic Error Codes: Cost and Effectiveness Studies for Application in Digital System Design , 1971, IEEE Transactions on Computers.
[10] D. Frohman-Bentchkowsky,et al. A fully-decoded 2048-bit electrically-programmable MOS ROM , 1971 .
[11] C. Mead,et al. Fundamental limitations in microelectronics—I. MOS technology , 1972 .
[12] Satoshi Shimada,et al. Analysis on yield of integrated circuits and a new expression for the yield , 1972 .
[13] I. Blech. Electromigration and crevice formation in thin metallic films , 1972 .
[14] George A. Brown,et al. A Process Control Test for Lateral Charge Spreading Susceptibility , 1973 .
[15] C. Stapper. Defect density distribution for LSI yield calculations , 1973 .
[16] Arthur D. Friedman,et al. Easily Testable Iterative Systems , 1973, IEEE Transactions on Computers.
[17] G. P. Coverley,et al. Reliability of MOS LSl circuits , 1974 .
[18] W. Donath. Equivalence of memory to Random Logic , 1974 .
[19] C. G. Peattie,et al. Elements of semiconductor-device reliability , 1974 .
[20] E. I. Muehldorf. Fault clustering: modeling and observation on experimental LSI chips , 1975 .
[21] S. E. Schuster,et al. Experimental study of laser formed connections for LSI wafer personalization , 1975 .
[22] R.W. Keyes,et al. Physical limits in digital electronics , 1975, Proceedings of the IEEE.
[23] William R. Heller,et al. Prediction of wiring space requirements for LSI , 1977, DAC '77.
[24] S. Kohyama,et al. Fault tolerant 92160 bit multiphase CCD memory , 1977, 1977 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[25] F. M. Klaassen,et al. Design and performance of micron-size devices , 1978 .
[26] C. H. Zierdt. Accelerated Life Testing for LSI Failure Mechanisms , 1978, 16th International Reliability Physics Symposium.
[27] S. E. Schuster. Multiple word/bit line redundancy for semiconductor memories , 1978 .
[28] R. L. Wadsack,et al. Fault modeling and logic simulation of CMOS and MOS integrated circuits , 1978, The Bell System Technical Journal.
[29] R.C. Aubusson,et al. Wafer-scale integration-a fault-tolerant procedure , 1978, IEEE Journal of Solid-State Circuits.
[30] D. Yaney,et al. Alpha particle tracks in silicon and their effect on dynamic MOS RAM reliability , 1978, 1978 International Electron Devices Meeting.
[31] R. Wadsack. Fault coverage in digital integrated circuits , 1978, The Bell System Technical Journal.
[32] J. Bernard. The IC yield problem: A tentative analysis for MOS/SOS circuits , 1978, IEEE Transactions on Electron Devices.
[33] T. May,et al. Alpha-particle-induced soft errors in dynamic memories , 1979, IEEE Transactions on Electron Devices.
[34] J. Wallmark. A statistical model for determining the minimum size in integrated circuits , 1979, IEEE Transactions on Electron Devices.
[35] S. Rosenberg,et al. H-MOS reliability , 1979, IEEE Transactions on Electron Devices.
[36] V. DiLonardo,et al. One micron MOSFET PLAs , 1979, 1979 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[37] D.S. Peck. New concerns about integrated circuit reliability , 1979, IEEE Transactions on Electron Devices.
[38] H. Inayoshi,et al. Moisture-Induced Aluminum Corrosion and Stress on the Chip in Plastic-Encapsulated LSIs , 1979, 17th International Reliability Physics Symposium.
[39] Robert J. Huber. A Simple Two-Layer Aluminum Metal Process for VLSI , 1979 .
[40] W. Braeckelmann,et al. A subnanosecond masterslice array offering logic plus memory , 1979, 1979 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[41] William E. Donath,et al. Placement and average interconnection lengths of computer logic , 1979 .
[42] R. Cenker,et al. A fault-tolerant 64K dynamic RAM , 1979, 1979 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[43] D. Peters,et al. Corrosion of Aluminum IC Metaillization with Defective Surface Passivation Layer , 1980, 18th International Reliability Physics Symposium.
[44] C. H. Stapper,et al. Yield Model for Productivity Optimization of VLSI Memory Chips with Redundancy and Partially Good Product , 1980, IBM J. Res. Dev..
[45] P. Chatterjee,et al. The impact of scaling laws on the choice of n-channel or p-channel for MOS VLSI , 1980, IEEE Electron Device Letters.
[46] T. Mano,et al. A fault-tolerant 256K RAM fabricated with molybdenum-polysilicon technology , 1980, IEEE Journal of Solid-State Circuits.
[47] Vishwani D. Agrawal,et al. A Mixed-Mode Simulator , 1980, 17th Design Automation Conference.
[48] Yves Crouzet,et al. Design of Self-Checking MOS-LSI Circuits: Application to a Four-Bit Microprocessor , 1980, IEEE Transactions on Computers.
[49] B. F. Fitzgerald,et al. Circuit Implementation of Fusible Redundant Addresses on RAMs for Productivity Enhancement , 1980, IBM J. Res. Dev..
[50] Tulin Mangir. Use of on-chip redundancy for fault-tolerant very large scale integrated circuit design , 1981 .
[51] K. Ratnakumar,et al. Invited: Circuit scaling limits for ultra-large-scale integration , 1981, 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[52] P. Sharp,et al. Redundancy techniques for fast static RAMs , 1981, 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[53] J.W. Beyers,et al. A 32-bit VLSI CPU chip , 1981, IEEE Journal of Solid-State Circuits.
[54] R. Smith,et al. Cost-effective yield improvement in fault-tolerant VLSI memory , 1981, 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[55] D.P. Siewiorek,et al. Testing of digital systems , 1981, Proceedings of the IEEE.
[56] Mohamed I. Elmasry. Interconnection delays in MOSFET VLSI , 1981 .
[57] Parker,et al. Design for Testability—A Survey , 1982, IEEE Transactions on Computers.
[58] Carver A. Mead,et al. Minimum propagation delays in VLSI , 1982 .
[59] M. Pracchi,et al. A critique of network speed in VLSI models of computation , 1982, IEEE Journal of Solid-State Circuits.
[60] T. Sudo,et al. An LSI adaptive array processor , 1982, 1982 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[61] C. J. Koeneke,et al. Lightly doped Schottky MOSFET , 1982, 1982 International Electron Devices Meeting.
[62] Jacob A. Abraham,et al. FAULT CHARACTERIZATION OF VLSI MOS CIRCUITS. , 1982 .
[63] C. H. Stapper,et al. A simple method for modeling VLSI yields , 1982 .
[64] R.J. Smith. Redundancy - The new device technology for circuits of the 80's , 1982, 1982 International Electron Devices Meeting.
[65] R.I. Kung,et al. An 8Kx8 dynamic RAM with self-refresh , 1982, IEEE Journal of Solid-State Circuits.
[66] Algirdas Avizienis,et al. Fault-Tolerant Design for VLSI: Effect of Interconnect Requirements on Yield Improvement of VLSI Designs , 1982, IEEE Transactions on Computers.
[67] Thomas W. Williams,et al. Design for Testability - A Survey , 1982, IEEE Trans. Computers.
[68] J. Raffel,et al. Low resistance laser formed lateral links , 1982, IEEE Electron Device Letters.
[69] J. Yamada,et al. Submicron VLSI memory circuits , 1983, 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[70] R. J. Antinone,et al. The modeling of resistive interconnects for integrated circuits , 1983 .
[71] J.P. Avenier. Digitizing, layout, rule checking—The everyday tasks of chip designers , 1983, Proceedings of the IEEE.
[72] R. Nair,et al. Wire-routing machines—New tools for VLSI physical design , 1983, Proceedings of the IEEE.
[73] Jacob A. Abraham. DESIGN FOR TESTABILITY. , 1983 .
[74] C.H. Sequin. Managing VLSI complexity: An outlook , 1983, Proceedings of the IEEE.
[75] C. Niessen. Hierarchical design methodologies and tools for VLSI chips , 1983, Proceedings of the IEEE.
[76] W.L. Engl,et al. Device modeling , 1983, Proceedings of the IEEE.
[77] M. Fujita,et al. Building block approach and variable size memory for CMOS VLSIs , 1983, 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[78] H. Kawamoto,et al. A 1Mb ROM with on chip ECC for yield enhancement , 1983, 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[79] C. Stapper. Modeling redundancy in 64K to 16Mb DRAMs , 1983, 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[80] I. Masuda,et al. A fault tolerant MOS-LSI for train controller applications , 1983, 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[81] D.C. Shaver,et al. Electron-beam programmable 128K-bit wafer-scale EPROM , 1983, IEEE Electron Device Letters.
[82] A.E. Ruehli,et al. Circuit analysis, logic simulation, and design verification for VLSI , 1983, Proceedings of the IEEE.
[83] T. Sano,et al. A 20ns CMOS functionable gate array with a configurable memory , 1983, 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.