S-SETA: Selective Software-Only Error-Detection Technique Using Assertions

Software-based techniques offer several advantages to increase the reliability of processor-based systems at very low cost, but they cause performance degradation and an increase of the code size. To meet constraints in performance and memory, we propose SETA, a new control-flow software-only technique that uses assertions to detect errors affecting the program flow. SETA is an independent technique, but it was conceived to work together with previously proposed data-flow techniques that aim at reducing performance and memory overheads. Thus, SETA is combined with such data-flow techniques and submitted to a fault injection campaign. Simulation and neutron induced SEE tests show high fault coverage at performance and memory overheads inferior to the state-of-the-art.

[1]  Edward J. McCluskey,et al.  Error detection by duplicated instructions in super-scalar processors , 2002, IEEE Trans. Reliab..

[2]  Edward J. McCluskey,et al.  Control-flow checking by software signatures , 2002, IEEE Trans. Reliab..

[3]  F. R. Palomo,et al.  A Novel Co-Design Approach for Soft Errors Mitigation in Embedded Systems , 2011, IEEE Transactions on Nuclear Science.

[4]  David I. August,et al.  Design and evaluation of hybrid fault-detection systems , 2005, 32nd International Symposium on Computer Architecture (ISCA'05).

[5]  S. Pontarelli,et al.  A New Hardware/Software Platform and a New 1/E Neutron Source for Soft Error Studies: Testing FPGAs at the ISIS Facility , 2007, IEEE Transactions on Nuclear Science.

[6]  Fernanda Lima Kastensmidt,et al.  Evaluating the efficiency of data-flow software-based techniques to detect SEEs in microprocessors , 2011, 2011 12th Latin American Test Workshop (LATW).

[7]  Edward J. McCluskey,et al.  Concurrent Error Detection Using Watchdog Processors - A Survey , 1988, IEEE Trans. Computers.

[8]  Joel Emer,et al.  A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor , 2003, Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36..

[9]  C. M. Krishna,et al.  Towards energy-aware software-based fault tolerance in real-time systems , 2002, Proceedings of the International Symposium on Low Power Electronics and Design.

[10]  Mahmut T. Kandemir,et al.  Leakage Current: Moore's Law Meets Static Power , 2003, Computer.

[11]  Alain Girault,et al.  Tradeoff exploration between reliability, power consumption, and execution time for embedded systems , 2011, International Journal on Software Tools for Technology Transfer.

[12]  Jan Kautz,et al.  Acquisition and analysis of bispectral bidirectional reflectance and reradiation distribution functions , 2009 .

[13]  R. Baumann.  Soft errors in advanced semiconductor devices-part I: the three radiation sources , 2001 .

[14]  Massimo Violante,et al.  Software-Implemented Hardware Fault Tolerance , 2010 .

[15]  Diana Franklin,et al.  Efficient fault tolerance in multi-media applications through selective instruction replication , 2008, WREFT '08.

[16]  R. Chau,et al.  In search of "Forever," continued transistor scaling one new material at a time , 2005, IEEE Transactions on Semiconductor Manufacturing.

[17]  Haifang Zhou,et al.  Low power consumption scheduling based on software Fault-tolerance , 2013, 2013 Ninth International Conference on Natural Computation (ICNC).

[18]  Glenn Reinman,et al.  Fool me twice: Exploring and exploiting error tolerance in physics-based animation , 2009, TOGS.

[19]  Jacob A. Abraham,et al.  CEDA: Control-Flow Error Detection Using Assertions , 2011, IEEE Transactions on Computers.

[20]  Eduardo Chielle,et al.  Overhead Reduction in Data-Flow Software-Based Fault Tolerance Techniques , 2016 .

[21]  Jurgen Becker,et al.  HETA: Hybrid Error-Detection Technique Using Assertions , 2013, IEEE Transactions on Nuclear Science.

[22]  Massimo Violante,et al.  Soft-error detection using control flow assertions , 2003, Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems.

[23]  Antonio Martínez-Álvarez,et al.  Selective SWIFT-R , 2013, Journal of Electronic Testing.

[24]  Jason Cong,et al.  Assuring application-level correctness against soft errors , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).