Design and Implementation of Fault Tolerant Adders on Field Programmable Gate Arrays

[1]  Kaushik Roy,et al.  A Novel Low Overhead Fault Tolerant Kogge-Stone Adder Using Adaptive Clocking , 2008, 2008 Design, Automation and Test in Europe.

[2]  Charles E. Stroud,et al.  Roving STARs: an integrated approach to on-line testing, diagnosis, and fault tolerance for FPGAs in adaptive computing systems , 2001, Proceedings Third NASA/DoD Workshop on Evolvable Hardware. EH-2001.

[3]  Dionisios N. Pnevmatikatos,et al.  A novel SRAM-based FPGA architecture for efficient TMR fault tolerance support , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[4]  Peter Y. K. Cheung,et al.  Fault tolerant methods for reliability in FPGAs , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[5]  Charles E. Stroud,et al.  Using roving STARs for on-line testing and diagnosis of FPGAs in fault-tolerant applications , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[6]  David H. K. Hoe,et al.  Design and characterization of parallel prefix adders using FPGAs , 2011, 2011 IEEE 43rd Southeastern Symposium on System Theory.

[7]  Massoud Pedram,et al.  Architectures for silicon nanoelectronics and beyond , 2007, Computer.

[8]  L. Sterpone,et al.  Analysis of the robustness of the TMR architecture in SRAM-based FPGAs , 2005, IEEE Transactions on Nuclear Science.

[9]  陈笑雷,et al.  p14 , 2003 .

[10]  Earl E. Swartzlander,et al.  A Spanning Tree Carry Lookahead Adder , 1992, IEEE Trans. Computers.

[11]  Kaushik Roy,et al.  Fault-Tolerance with Graceful Degradation in Quality: A Design Methodology and its Application to Digital Signal Processing Systems , 2008, 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems.

[12]  Charles E. Stroud,et al.  Online Fault Tolerance for FPGA Logic Blocks , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Luigi Carro,et al.  Evaluating Different Solutions to Design Fault Tolerant Systems with SRAM-based FPGAs , 2007, J. Electron. Test..

[14]  廖光东｜郄明蓉.  p16 , 2013 .